	8	8	
			Semester-IV
18BEEC402	ANALC	OG CIRCUITS	3H-3C
Instruction Hours/week: L:3 T:0 P:0		Marks: Internal:	40 External: 60 Total: 100

End Semester Exam:3 Hours

2018-2019

Course Objectives

- To learn various biasing arrangements for BJT and FET
- To know about various high frequency models for BJT
- To learn various feedback configurations

B.E Electronics and Communication Engineering

- To study Op-amp configurations with its applications
- Design simple circuits using OPAMPs
- Gain knowledge on Data converters

Course Outcomes

At the end of this course students will demonstrate the ability to

- Understand the characteristics of transistors.
- Design and analyze high frequency models
- Design sinusoidal and non-sinusoidal oscillators
- Understand the functioning of OP-AMP and design OP-AMP based circuits.
- Design ADC and DAC

UNIT I BIASING CIRCUITS AND SMALL SIGNAL MODELS

Voltage amplifier, current amplifier, trans-conductance amplifier and trans-resistance amplifier. Biasing schemes for BJT and FET amplifiers, bias stability, various configurations (such as CE/CS, CB/CG, CC/CD) and their features, small signal analysis, low frequency transistor models, estimation of voltage gain, input resistance, output resistance etc., design procedure for particular specifications, low frequency analysis of multistage amplifiers.

UNIT II HIGH FREQUENCY MODELS

High frequency transistor models, frequency response of single stage and multistage amplifiers, cascode amplifier. Various classes of operation (Class A, B, AB, C etc.), their power efficiency and linearity issues.

UNIT III FEEDBACK AND OSCILLATOR CIRCUITS

Feedback topologies: Voltage series, current series, voltage shunt, current shunt,

effect of feedback on gain, bandwidth etc., calculation with practical circuits, concept of stability, gain margin and phase margin. Review of the basic concept, Barkhausen criterion, RC

oscillators(phase shift, Wien bridge etc.), LC oscillators (Hartley, Colpitt, Clapp etc.), non-sinusoidal oscillators. Current

mirror: Basic topology and its variants, V-I characteristics, output resistance and minimum sustainable voltage (VON), maximum usable load.

UNIT IV OP-AMP AND ITS APPLICATIONS

Differential amplifier: Basic structure and principle of operation, calculation of differential gain, common mode gain, CMRR and ICMR. OPAMP design: design of differential amplifier for a given specification, design of gain stages and output stages, compensation. review of inverting and non-inverting amplifiers, integrator and differentiator, summing amplifier, precision rectifier, Schmitt trigger and its applications. Active filters: Low pass, high pass, band pass and band stop, design guidelines.

UNIT V DATA CONVERTORS

Digital-to-analog converters (DAC): Weighted resistor, R-2R ladder, resistorstring etc. Analogtodigital converters (ADC): Single slope, dual slope, successive approximation, flash etc. Switched capacitor circuits: Basic concept, practical configurations, application in amplifier, integrator, ADC etc.

Suggested Readings

- 1. J.V. Wait, L.P. Huelsman and GA Korn, Introduction to Operational Amplifier theory and applications, McGraw Hill, 1992.
- 2. J. Millman and A. Grabel, Microelectronics, 2nd edition, McGraw Hill, 1988.
- 3. P. Horowitz and W. Hill, The Art of Electronics, 2nd edition, Cambridge University Press, 1989.
- 4. A.S. Sedra and K.C. Smith, Microelectronic Circuits, Saunder's College11 Publishing, Edition IV
- Paul R. Gray and Robert G.Meyer, Analysis and Design of Analog Integrated Circuits, John

Wiley, 3rd Edition



KARPAGAM ACADEMY OF HIGHER EDUCATION

COIMBATORE-21. Faculty of Engineering Department of Electronics and Communication Engineering

LESSON PLAN

NAME OF THE STAFF: G.R. MAHENDRA BABU

DESIGNATION : ASSISTANT PROFESSOR

CLASS : B.E-II YEAR ECE

SUBJECT : ANALOG CIRCUITS

SUBJECT CODE : 18BEEC402

S.No.	TOPICS TO BE COVERED	TIME	TEACHING AIDS		
		DURATION			
UNIT-I BIASING CIRCUITS AND SMALL SIGNAL MODELS					
1	Introduction	2			
2	Voltage amplifier, current amplifier, trans-	1	T6-Pg.No: 180-188		
	conductance amplifier and trans-resistance				
	amplifier				
3	Biasing schemes for BJT and FET amplifiers	1	T6-Pg.No: 188-213		
4	bias stability	1	T6-Pg.No: 385-395 & 218-		
			223		
5	various configurations (such as CE/CS, CB/CG,	2	T6-Pg.No: 243-246		
	CC/CD) and their features				
6	small signal analysis	1	T6-Pg.No: 246-253		
7	low frequency transistor models, estimation of	1			
	voltage gain, input resistance, output resistance		T6-Pg.No: 436-439		
8	design procedure for particular specifications	1	T6-Pg.No: 435-452		
9	low frequency analysis of multistage amplifiers	1			
10	Tutorial	1			
	Total (Theory + Tutorial)	12 Hrs (11+1)			
	UNIT II HIGH FREQUE	NCY MODELS			
1	High frequency transistor models	1	T6-Pg.No: 435-452		
2	frequency response of single stage and	2			
	multistage amplifiers		T6-Pg.No: 373-398		
3	Cascode amplifier	1	-		
4	Class A amplifier & power efficiency	1			
5	Class B amplifier & power efficiency	1			
6	Class AB amplifier & power efficiency	1	T6-Pg.No: 466-485		
7	Class C amplifier & power efficiency	1	_		
8	Linearity issues	1			
9	Tutorial				
	Total (Theory + Tutorial)	11 Hrs (9+2)			
UNIT III FEEDBACK AND OSCILLATOR CIRCUITS					
1	Feedback circuits: concept of feedback	1	T6-Pg.No: 544-551 & T2-		
*	recourse cheans. concept of recuback	*	560-566		
2.	Effects of negative feedback	1	T6-Pg.No: 581-586 & T2-		
-		-	569-570		
3	Types of negative feedback topologies	1	T6-Pg.No: 570-588		

4	Tutorial	1		
5	Oscillator circuits: oscillator principles	1	T6-Pg.No: 665	
6	LC oscillators	1	T6-Pg.No: 670-678	
7	RC oscillators	1	T6-Pg.No: 678-6814 & 666- 670	
8	crystal oscillators	1	T6-Pg.No: 701-706	
9	Tutorial	1		
	Total (Theory + Tutorial)	11 Hrs (9+2)		
UNIT IV OP-AMP AND ITS APPLICATIONS				
1	Differential amplifier: Basic structure and principle of operation	1		
2	calculation of differential gain, common mode gain, CMRR and ICMR	1		
3	OPAMP design: design of differential amplifier for a given specification	1		
4	design of gain stages and output stages, compensation	1	T6-Pg.No: 820-865	
5	review of inverting and non-inverting amplifiers	1		
6	integrator and differentiator	1		
7	summing amplifier, precision rectifier	1		
8	Schmitt trigger and its applications	1		
9	Active filters: Low pass, high pass, band pass and band stop-design guidelines	1		
10	Tutorial	1		
	Total (Theory + Tutorial)	11 Hrs (9+2)		
	UNIT V DATA CONV	VERTORS		
1	Digital-to-analog converters (DAC): Weighted resistor	1		
2	R-2R ladder	1		
3	resistor string	1		
4	Analog-todigital converters (ADC)	1	T6 Da Nov 820 865	
5	Single slope	1	10-rg.no. 820-805	
6	dual slope	1		
7	successive approximation, flash	1		
8	Switched capacitor circuits: Basic concept, practical configurations	1		
9	application in amplifier, integrator, ADC	1		
10	Tutorial	1		
	Total (Theory + Tutorial)	11 Hrs (9+2)		

Total Lecture: 58 Hours (48+10)

Suggested Readings

1. J.V. Wait, L.P. Huelsman and GA Korn, Introduction to Operational Amplifier theory

and applications, McGraw Hill, 1992.

- 2. J. Millman and A. Grabel, Microelectronics, 2nd edition, McGraw Hill, 1988.
- 3. P. Horowitz and W. Hill, The Art of Electronics, 2nd edition, Cambridge University Press, 1989.
- 4. A.S. Sedra and K.C. Smith, Microelectronic Circuits, Saunder's College11 Publishing, Edition IV

- 5. Paul R. Gray and Robert G.Meyer, Analysis and Design of Analog Integrated Circuits, John Wiley, 3rd Edition
- S.Salivahanan, N.Suresh Kumar, "Electronic Devices and Circuits", 3rd edition, 2014.

FACULTY IN-CHARGE

HOD/ECE

ANALOG CIRCUITS

Presented By, G.R.Mahendra Babu, Assistant Professor, Dept of ECE / FoE / KAHE.



Introduction – Biasing

The analysis or design of a transistor amplifier requires knowledge of both the dc and ac response of the system. In fact, the amplifier increases the strength of a weak signal by transferring the energy from the applied DC source to the weak input ac signal The analysis or design of any electronic amplifier therefore has two components:

• The dc portion

and

• The ac

portion

During the design stage, the choice of parameters for the required dc levels will affect the ac response.

What is biasing circuit?

Biasing: Application of dc voltages to establish a fixed level of current and voltage.

Purpose of the DC biasing circuit

• To turn the device "ON"

To place it in operation in the region of its characteristic where the device operates most linearly.
Proper biasing circuit which it operate in linear region and circuit

- Proper biasing circuit which it operate in linear region and circuit have centered Q-point or midpoint biased
- Improper biasing cause Improper biasing cause
 - •,, Distortion in the output signal

• Produce limited or clipped at output signal

$$I_{E} = I + I_{B}$$

$$\beta = I^{C} + I_{B}$$

$$\beta = I^{C}$$

$$I_{E} = (\beta^{B} + 1)I_{B} \cong I$$

$$V_{CB} = V^{C} C$$

$$CE - V^{BE}$$

Operating Point





DC Biasing Circuits

- •Fixed-bias circuit
- •Emitter-stabilized bias circuit
- •Collector-emitter loop
- •Voltage divider bias circuit
- •DC bias with voltage feedback



- This is common emitter (CE) configuration
- 1ststep: Locate capacitors replace them with an open and circuit
- 2nd step: Locate 2 main loops

BE loop (input loop)

CE loop(output loop)

<u>1_{st} step</u>: Locate capacitors and replace them with an operfult



<u>2_{nd} step</u>: Locate 2 main loops.





From KVL;

 $- CC + I_B R_B + V_{BE} = 0$ $V = \frac{V_{CC} - V_{BE}}{R}$ B



DISADVANTAGE

Unstable – because it is too dependent on and produce

β **Γ** Fordimphaned bias stability, add emitter resistor to dc bias.

Load line analysis

A fixed bias circuit with given Salary Seef (Vm Baras, d RB can be determining the values of IBQ, IcQ and VCEQ) using the concept of load line also. Here the input loop KVL equation is not used for the purpose of analysis, instead, the output characteristics of the transistor used in the given circuit and output loop

KVL equation are made use of.



□Plot load line equation

$$I_{C_{sat}} = \frac{\underline{V}}{R_{C}} \bigg|_{V = 0}$$

 $\Box V_{CE(off)}$ occurs when transistor operating in *cut-off region*

$$V_{CE_{(off)}} = V_{CC} - I_C R_C \Big|_{I_{C}=0}$$







- An emitter resistor, R is added to improve stability
- 1ststep: Locate capacitors replace them with an open and circuit
- 2nd step: Locate 2 main loops which;
 - BE loop
 - CE loop

<u>1</u>st step: Locate capacitors and replace them with an operative







From kvl; $\begin{array}{c}
-V + I R + V + I R = \\
0 \operatorname{Recall}; I = (\beta + 1)I \\
E = (\beta + 1)I \\
Substitute for I_{E} \\
-V_{CC} + I_{B}R_{B} = BE \\
+V \\
\therefore I_{B} = \frac{V}{CC} = V \\
R_{B} + (\beta + 1)R_{E} \\
\end{array}$



Improved Bias Stability

The addition of the emitter resistor to the dc bias of the BJT provides improved stability, that is, the dc bias currents and voltages remain closer to where they were set by the circuit when outside conditions, such as temperature, and transistor beta, change.

Without ReWith Re
$$I_c = \begin{pmatrix} V & -V_{BE} \\ \hline CC & R_B \end{pmatrix} \beta$$
 $I_c = \begin{pmatrix} V & -V \\ CC & BE \\ R_B + (\beta + E \end{pmatrix} \beta$ $1)R$

Note :it seems that beta in numerator canceled with beta in denominator

VOLTAGE DIVIDER BIAS CIRCUIT

- Provides good Q-point stability with a single polarity supply voltage
- This is the biasing circuit wherein, ICQ and VCEQ are almost independent of

beta.

- Two method : direct method, saves time and energy, Ist step: Locate capacitors and replace them with an open

erc2<u>ita step</u>: Simplified circuit using Thevenin

അ<u>ങ്</u>വടേ: Locate 2 main loops

whick to op

CE loop





VOLTAGE BIAS CIRCUIT <u>2_{nd} step</u>. Locate 2 main loops.



VOLTAGE DIVIDER BIAS CIRCUIT

<u>BE Loop</u>
 <u>Analysis</u>

From KVL;



-V + I R + V + I R = $0 \operatorname{Recall}_{E}^{TH} I = (\beta + 1)I$ Substitute for I_E

$$-V_{TH} + I_{B}R_{TH} + V_{BE} + (\beta + 1)I_{B} = 0$$

$$R_{E} = \frac{V_{TH} - V_{BE}}{R_{RTH} + (\beta + 1)R_{E}}$$



Approximate analysis:





DC Bias with Voltage Feedback

Another way to improve the stability of a bias circuit is to add a feedback path from collector to base.

In this bias circuit the Q-point is only slightly dependent on the transistor beta, β.



Base-Emitter Loop



Collector-Emitter Loop

Applying Kirchoff's voltage law: I + V + I' R - V = 0 E CE C C CCSince $I'_{\mathcal{C}} \cong I_{\mathcal{C}}$ and $I_{\mathcal{C}} = \beta I_{\mathcal{C}}$: I (R +) + V - V = 0 C C RE CE CCSolving for $V_{\mathcal{C}E}$: V = V - I (R + R) CE CC C C E


\c_vl,...._,."\ "i. • 12,ifo\ c,..,(0 c, ~ ,f Pro'b\e.w- i,ve_ 11 c e_d f {01 o<-J + wtool e: Cl $<:o\v\d$ $\sqrt{6t} f_{e_i} = c_i t_i d_i$ le..- $1,1\sim$, **'f** t~e yVtq1,h at 7e/<ll'o'V is ncl, dbv"t°ctUS - S "1<:lk3 · 1 J- ~5Juvt1 $Ucfh_{1}v_{t}$ +~C.. t•ctll\s,st-c,y' YJ, '° IVI ~(: e. $f_{CYt\setminus,Jar-e:L}^{7}$, $-S^{VVI}ad$ (;1 ~ , c-t-,'Se. p(e) \vdots , $I_{i}, E_{i}, -\frac{et.}{I}$, C/If is $=, \gg$ $J_{i} J \sim '$) $(TC_{i}, ..., II)$ $Q_{-} \sim \overset{t.}{\alpha} \overset{.}{\mathcal{C}} \overset{.}{\mathcal{C}} \overset{fh.}{\mathcal{C}} c', aAlb \quad Lvf \sim \overset{(JIta}{+} Ot.JfWMf+' \sim$ $\int f \quad f \sim c^{-} (\stackrel{\circ}{} vi_1 + \underline{\gamma} e) \cdot \stackrel{\circ}{} (fv) wt \sim e^{-C \cdot he} \cdot e^{-C \cdot he}$ °'- SJu (s &>vteGb. ,'f , ~~ ∣.}\1'k~ *f* , 4 - If the initial assumption is proven incorrect then a new assumption must be made and the new circulis must be analyzed, Step3 must be then be repeated. بالمختصر ١٩ مرض عنامه ٢ ت كدمه حالة لرايور ادام كمل اداخله عير العرضية وعبر طي .

$$\begin{array}{c} f_{1}, ods, \\ f_{1}, ods, \\ r \sim = \infty \\ \downarrow f_{1} \\ r \sim = \infty \\ r \sim = 0 \\ r$$

$$= \sum_{k=1}^{N} \left\{ \begin{array}{c} y_{k} = -y_{k} \\ y_{k} = -y_{k}$$

if VB=1, find Vc, B, a T..., 13 - ∞, 16t ... - , 1 / IB s \ '-| ~ + : $\setminus \langle i \rangle$, '1 c $\therefore J \stackrel{E}{} 'I - s \stackrel{-}{}$ 15: '-J $\langle \cdot , \cdot , \cdot 1 \rangle$ $\therefore f \cdot (\cdot, \cdot) \stackrel{s \mapsto (\cdot, \cdot)}{\longrightarrow} f \cdot (\cdot, \cdot)$ -... IG-; <(31-1 P -:1 $\int Jb_{3} 1(5 <) (0)$ $\int JJb_{3} 1(5 <) (0)$

.i

4

S

W₄

t; '1 (.

S 14

\.u

 $f_{,\sim}le: \qquad f_{f}f_{-} W_{0} / \qquad \forall \tilde{f}_{,i}AA = C? \qquad \forall \tilde{f}_{,i}AA = C? \qquad f_{,i}AA = C? \qquad f_{,i} \tilde{f}_{,i}AA = C? \qquad f_{,i} \tilde{f}_{,i} \tilde{f}_{,i}$ *£,~le*: 2.24 "-/ S look \$ r, , 7~\Is - ' s: t' \SJ M I2 15 -,, **1**" :::1t<u>\1'2.</u> \21 w\ L $J_{1} = \int_{1}^{1} \int_$ '1c£~5- i.21"1·6-=- -,71 • ~c..c;< '1~~~ OU« C(JJvl"1'f;l'~ 1? .__,./(~. $\mathbb{Q} \{ \sim V'e_{-} \quad (tr \sim s \lor StG'''Y , \sim \sim, \sim J , .$ ·c.. **e.!** ~c.e. ~ / L $\widetilde{\mathbf{T}} \begin{pmatrix} CiM \\ I \\ I \end{pmatrix} = \begin{bmatrix} z & 2 \\ I \\ I \end{bmatrix} \underbrace{z & 2 \\ I \\ I \end{bmatrix} \underbrace{z & z, I_{-}, A}_{I'}$ "∼,-,² 2, 1..-,

Example: find No, Pz 22 1.2k K 1.8 k 12= to.7 --- ~'o - 'la£ -• - t.o' - , q. e/ f Q M./1 $\begin{array}{c} \overset{a}{=} L, & \overset{a}{\leftarrow} \overset{l.}{} \overset{l.}{} \overset{a}{=} \underset{lo.=7}{\overset{l.}{} 1} \overset{\sim}{} \overset{l.}{} \overset{i}{=} \underset{lo.=7}{\overset{l.}{} 2} \overset{i}{=} 2} \overset{i$ q.'f || ~ f| JC= JE=5.55 mA. Jp = Jc = 5.55 × 10-3 5 37 MA. IZ = JR - JB = 9.416 K103 - 37 K106 = 9.379 mA. Pz=10.7 × 1.379m= 100.36 mw.

Example find & point, VC, VE, VB 10 assum J2 J Jb V E:, $\frac{-77+10}{100k} = \frac{10+7}{10k} = ,093 - ,107 = -,014 \text{ mA}$ Ib = -, 0/4 m A A X wrong assumption The transistor is cut of $\int_{P} J \int_{U(t)}^{O(t)} Ic - \sim T[\sim V_{t} = 0] \quad \forall c = -10, \forall b = 0$ = /,*ut* Q/<7'1 VCC=10 $G_{iii} e_{iN} e_{a.u., ve.}$ -\\-+ -z."Tt -t\uokTb T1"t+lk.TEs 85100 - Tu == (? +~ ľb · lb-; Lo-,1-,0*i*..*l*,,,. ,4 l<J ₀ k. "t (~-t~{k + lk-J ′ **Т - fl / ^{z:}** ~ · м А . $\mathcal{E}_{\text{fill}}$; $(2..31)^{1}$ w. .A $\frac{\sim}{\sim} CE: \quad lo = 1 \sim 1.J \sim 7 \text{ Vcc (3.06)}$ لافظ هذه الرزة مستحم التصير --- y j~ :/:/ \sim c,

$$\begin{array}{c} \textbf{(E xample) fiel } \boldsymbol{\varphi} \\ \textbf{(F)} \quad \textbf{(F)$$

$$E - te; \quad ttv1 Q \qquad is 2: - vA - e \qquad u....-e \qquad CACCV.....: :: - vA - e \qquad u....-e \qquad CACCV.....: :: - vA - e \qquad u....-e \qquad CACCV.....: :: - vA - e \qquad u....-e \qquad CACCV.....: :: - vA - e \qquad u....-e \qquad CACCV.....: :: - vA - e \qquad u...-e \qquad CACCV.....: :: - vA - e \qquad u...-e \qquad CACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad cACCV.....: :: - vA - e \qquad u...-e \qquad u..-e \qquad$$

Example: (PNP).-



[1]

Presented By, G.R.Mahendra Babu, Assistant Professor, Dept of ECE/ FOE/ KAHE.

BJTLL-SIGNLSMAAANALYSIS

BJT Small Signal Analysis

- **r** transistor model employs a diode and controlled current source to duplicate the behavior of a transistor in the region of interest.
- The r_e and hybrid models will be used to analyze small-signal AC analysis of standard transistor network configurations.

Ex: Common-base, common-emitter and common-collector configurations.

• The network analyzed represent the majority of those appearing in practice today.

AC equivalent of a network is obtained by:

- 1. Setting all DC sources to zero
- 2. Replacing all capacitors by s/c equiv.
- 3. Redraw the network in more convenient and logical form



Transistor circuit under examination in this introductory discussion.



The network of Fig. 5.3 following removal of the dc supply and insertion of the short-circuit equivalent for the capacitors.



Circuit of Fig. 5.4 redrawn for small-signal ac analysis.



The input (Vi) is applied to the base and the output (Vo) is from the collector.

The Common-Emitter is characterized as having high input impedance and low output impedance with a high voltage an d cur re ntgai A sutosh Kar, I II T

Removing DC effects of V_{CC} and Capacitors



re Model



Determine β , re, and ro:

 β *and ro:* look in the specification sheet for the transistor or test the transistor using a curve tracer. 26mV

re: calculate re using dc analysis:



Common-Emitter (CE) Fixed-Bias Configuration Impedance Calculations



Innut Imnedance:

$$Z = R \parallel \beta r$$

$$i = \beta r_e \qquad R_B \ge 10\beta r_e$$

۰.,

Output Impedance: $Z = R \parallel r$ $_{O}$

$$Z_{o} \cong R_{c} / \text{ro} \ge 10R$$

С

Common-Emitter (CE) Fixed-Bias Configuration Gain Calculations

Voltage Gain (Av):

$$A_{v} = \frac{V_{o}}{V_{i}} = -\frac{(R_{c} \parallel r_{e})}{r_{e}}$$

$$A_{v} = -\frac{R_{C}}{r} / r_{o} \ge 10R_{C}$$

Current Gain (Ai):

$$A_{i} = I_{o} = \frac{\beta R_{B} r_{o}}{(r + R_{O})(R_{B} + \beta r_{O})}$$

$$A_{i} \cong \beta / r_{o} \ge 10R_{C} R_{B} \ge 10\beta r_{e}$$

Current Gain from Voltage Gain:

$$A_{i} = -A_{v} \frac{Z_{i}}{R_{c}}$$

Voltage Gain

$$A_{v} = \frac{V}{V^{\Omega}}$$

$$V = -\beta^{i}I_{b}(R \parallel r)$$

$$V = -\beta^{i}I_{b}(R \parallel r)$$

$$X_{v} = \frac{\Gamma_{b}\beta^{\beta}I_{e}(R \parallel r)}{\Gamma_{e}\beta^{\gamma}}$$

$$= \frac{(R_{c} \parallel r_{e})}{r}$$

$$= \frac{(R_{c} \parallel r_{e})}{r}$$

$$= 10R_{c} \qquad A_{v} = \frac{R_{c}}{r}$$

e

Current gain

The current gain is determined by ap p ly ingthe current - divider rule to the inp ut and outp ut circuits<u>BI</u> $\underline{l} \underline{r} \underline{\beta}$ $I_0 = \frac{1}{r + R} + and = r + R$ $I_{b} = \frac{\stackrel{o}{R}}{R} \stackrel{I}{+} \stackrel{c}{\beta} r \text{ and } \stackrel{b}{I} = \frac{\stackrel{o}{R}}{R} \stackrel{c}{+} \stackrel{c}{\beta} r$ B $A_{i} = \frac{I_{o}}{I_{o}} = \left(\frac{I_{o}}{I_{b}} \right) \left(\frac{I_{b}}{I_{o}} \right) \left(\frac{I_{b}}{I_{o$ $\therefore A_{i} = \frac{I}{\Gamma^{e}} = \frac{r \beta R}{(r + R^{e})(R + e^{e})}$ if $r \ge 10^{i}R_{\beta}r^{\circ}$ and $R^{C} \ge 10^{i}\beta r_{e}$, $A_{i} = \frac{I}{I^{\circ}} \cong \frac{r^{e}\beta R}{(r^{\circ})(R^{B}} = \beta$ or we can use this equation too ...

$$A_i = -A_v \frac{Z_i}{R_v}$$



The phase relationship between input and output is 180 degrees. The negative sign used in the voltage gain formulas indicat $_{A}e_{s}s_{uto}h_{s}e_{h}$ $_{K}in_{a}v_{r}e_{I}r_{II}s_{T}io_{B}n_{h}iuhaneswar$



re Model



You still need to determine β , re, and ro.

CE-Voltage-Divider Bias Configuration Impedance Calculations



Input Impedance:

$$\begin{array}{c} \mathbf{R} \ ' = \mathbf{R}_1 \| \mathbf{R}_2 = \mathbf{R}_1 \mathbf{R}_2 \\ \mathbf{R}_1 + \mathbf{R}_2 \end{array}$$



Output Impedance:

$$Zo = Rc || r_o$$



Gain Calculations

Voltage Gain (Av):





Current Gain (Ai):



$$A_{i} = I_{0}^{o} \cong \frac{\beta R}{R + \beta r_{e}} / r_{0} \ge 10R_{e}$$

Current Gain from Voltage Gain:

$$A^{i} = \frac{I_{o}}{I} \cong \beta / r_{o} \ge 10R_{C}, R' \ge 10\beta_{e}^{r}$$

$$A_{i} = -A_{v} \frac{Z_{i}}{R}_{c}$$



Current gain

since the network is so similar to that common

the Rived bias configurat ion except for current

have the same

format.
$$\begin{array}{l}
\begin{array}{c}
\begin{array}{c}
\begin{array}{c}
\end{array} \\
\end{array} \\
\end{array} \\
\begin{array}{c}
\end{array} \\
\end{array} \\
\end{array} \\
\begin{array}{c}
\end{array} \\
\end{array} \\
\end{array} \\
\end{array} \\
\end{array} \\
\begin{array}{c}
\end{array} \\
\end{array} \\
\end{array} \\
\end{array} \\
\begin{array}{c}
\end{array} \\
\begin{array}{c}
\end{array} \\
\bigg{c}
\end{array} \\
\end{array} \\
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\end{array} \\
\bigg{c}
\bigg{c}
\bigg{c}
\bigg{c}$$

And if $R' \ge 10\beta r$, $A_{i} = I_{i} = \frac{\beta R'}{R'}$ $\therefore A_{i} = I_{i} = \beta$ i as an option $\therefore A_{i} = -A_{V} \frac{Z}{R^{i}}$ С

CE – Voltage-Divider Bias Configuration Phase Relationship

A CE amplifier configuration will always have a phase relationship between input and output is 180 degrees. This is independent of the DC bias.



CE Emitter-Bias Configuration



CE Emitter-Bias Configuration

re Model



Again you need to determine β , re.
Impedance Calculations



Defining the input impedance of a transistor with an unbypassed emitter resistor

Ap p ly ingKVL to the inp ut side : $V = I \beta r + I R$ $i = I_b \beta r_e + (\beta + 1)I_b R$ $\therefore Z = \frac{V}{I^*} = \beta r_e + (\beta + \beta R_e)$ $\therefore I R$ since β is normally greater than 1, $\therefore Z_b \cong \beta r_e + \beta R_E$

since R_E is much greater than r_e , eqn above can be reduced to $\therefore Z_b \cong \beta R_E$

Gain Calculations

Voltage Gain (Av):



$$A_{v} = \frac{V_{o}}{V} = -\frac{R_{C}}{r + R} / Z_{b} = \beta (r_{e} + R_{E})$$

or
$$A_{v} = \frac{V_{o}}{V} \approx -\frac{R_{C}}{R} / Z_{b} \approx \beta R_{E}$$

Current Gain (Ai):

$$A^{i} = \frac{I_{o}}{I_{i}} = \frac{\beta R_{B}}{R_{B} + Z_{b}}$$

Current Gain from Voltage Gain:

$$A_{i} = -A_{v} \frac{Z_{i}}{R_{c}}$$



Current Gain

The magnitude of R $_{\rm B}$ is often too close to $Z_{\rm b}$ to p ermit theap p roximation I = I. Ap p ly ingthe current rule to the inp ut will result in : dividen I circuit $I_b = R + \dot{Z}$ $\frac{\mathbf{I}}{\mathbf{I}^{b}} = \frac{\mathbf{R}}{\mathbf{R} + \mathbf{Z}}^{\mathbf{B}}$ $I^{i} = \beta I^{B} b^{b}$ I^{o b} $I^{\Theta} = \beta$ $\stackrel{b}{\cdot} A_{i} = \frac{I}{I^{\bullet}} = \frac{I}{I^{\bullet}} \frac{I}{I^{\bullet}} = \beta \frac{R}{R^{+B}Z}$ $\therefore A_{i} = -A_{v} \frac{\underline{Z}^{b}}{R_{c}^{i}} \qquad B \qquad b$

Phase Relationship

A CE amplifier configuration will always have a phase relationship between input and output is 180 degrees. This is independent of the DC bias.





This is the same circuit as the CE f^Ai^sx^ue^{to}d^s-^hb^Kia^as^r, c^{II}o^{IT}nf^Bi^hg^uu^br^aaⁿt^ei^so^wn^{ar}and therefore can be solved

Emitter-Follower Configuration



You may recognize this as the Common-Collector configuration. Indeed they are the same circuit.

Note the input is on the base and ${}_{A}th_{s}e_{utos}u_{h}t_{K}pu_{ar}t_{I}i_{I}s_{IT}fr_{B}o_{h}m_{uba}th_{nesw}em_{ar}$ itter.

re Model



You still need to determine β and re.

Emitter-Follower Configuration

Impedance Calculations



Input Impedance:



Emitter-Follower Configuration

Calculation for the current¹ e $I_{b} = \frac{V}{Z^{4}}$ $I_e = (\beta + 1)I_b = (\beta + 1)Z_b$ subtituting for Z gives ^b $I_e = \frac{(\beta + 1)V}{\beta r + (\beta + 1)R}$ $= \frac{\stackrel{e}{\beta r} V}{[\beta r]^{i}} \quad but (\beta + 1) \cong \beta$ $= \frac{\stackrel{e}{\beta r}}{[\beta r]^{i}} \quad but (\beta + 1) \cong \beta$ and $\frac{\stackrel{h}{\beta r}}{[\beta r]^{i}} \quad \beta r = r_{e}$ $\therefore I_{e} = \frac{V}{r_{A} + i_{su}R_{E} \text{tosh Kar, IIIT}}$ Bhubaneswar

Emitter-Follower Configuration Impedance Calculations (cont'd)

Output Impedance:



Emitter-Follower Configuration Gain Calculations

Voltage Gain (Av):

$$A_{v} = \frac{V_{e}}{V_{i}} = \frac{R_{E}}{R_{E} + \mathfrak{x}} \qquad A_{v} = \frac{V}{V_{e}} \cong 1 \qquad A_{E} >> r_{e}, R_{E} + r_{e} \cong R_{E}$$

Current Gain (Ai):

$$A^{i} \cong -\frac{\beta R_{\underline{B}}}{R_{\underline{B}} + Z_{\underline{b}}}$$

Current Gain from Voltage Gain:

$$A_{i} = -A \frac{Z_{i}}{R_{E}}$$



Emitter-Follower Configuration Current Gain

$$I_{b} = \frac{R}{R} + \frac{1}{Z}$$

$$\frac{L}{I^{b}} = \frac{R}{R} + \frac{1}{Z}$$

$$I^{i} = -I = -(\beta^{b} + 1)I$$

$$I^{o} = -(\beta + 1)$$

$$A_{i} = \frac{I}{I^{o}} = \frac{I}{I^{o}} + \frac{I}{I^{b}} = -(\beta + 1) + \frac{R}{R} + \frac{R}{Z}$$
since $(\beta + 1)^{b} = \beta$,
 $\therefore A_{i} = -\frac{\beta R}{R} + \frac{R}{Z}$
or $A_{i} = -\frac{A}{A_{sutosh K}} + \frac{Z^{b}}{R}$

$$A_{i} = -\frac{R}{R} + \frac{R}{R}$$

Emitter-Follower Configuration Phase Relationship

A CC amplifier or Emitter Follower configuration has no phase shift between input and output.



Common-Base (CB) Configuration



The input (Vi) is applied to the emitter and the output (Vo) is from the collector.

The Common-Base is characterized as having low input impedance and high output impedance with a current gain les_As_st_uh_{to}a_sn_h _Kl_aa_{r,}n_Id_{IIT}a_Bv_he_ur_by_{an}h_ei_sg_wh_{ar}voltage gain. Common-Base (CB) Configuration re Model



You will need to determine α and re.

Common-Base (CB) Configuration

Impedance Calculations



Input Impedance:



Output Impedance:

$$Z = R$$

Common-Base (CB) Configuration Gain Calculations

Voltage Gain (Av):

$$A^{v} = \frac{V_{o}}{V_{i}} = \frac{\alpha R_{C}}{r_{e}} \cong \frac{R_{C}}{r_{e}}$$

Current Gain (Ai):

$$A_{i} = \frac{I_{0}}{I} = -\alpha \cong -1$$

Common-Base (CB) Configuration

Voltage & Current gain



Common-Base (CB) Configuration Phase Relationship

A CB amplifier configuration has no phase shift between input and output.



Collector DC Feedback Configuration



The network has a dc feedback resistor for increased stability, yet the capacitor C will shift portions of the feedback resistance to the input and output sections of the network in the ac domain. The portion of R_{F} shifted to the input or output side will be determined by the desired ac input and outp^Au^st^ur^{to}e^ss^his^Kt^{ar}n, $c^{II}e^{IT}le^{B}v^{hu}e^{b}ls^{a}$ neswar Collector DC Feedback Configuration Impedance Calculations



Substituting the *re* equivalent circuit into the ac equivalent network

 $= R_{F1} \| \beta r_{\rho}$

 Z_{i}

Input Impedance:

$$Z_{o} = R_{C} \parallel R_{F2} \parallel r_{o}$$

$$Z_{o} \cong R_{C} \parallel R_{F2}$$

Collector DC Feedback Configuration

Voltage Gain $\mathbf{R'} = \mathbf{r} \| \mathbf{R} \| \| \mathbf{R}$ $V = -\frac{\delta}{\beta} R'$ $I_{b} = \frac{V}{\beta r^{i}}^{b}$ $V_{o} = -\beta \frac{W}{\beta r^{i}} R'$ $\therefore A_{v} = \frac{V}{V^{e}}^{e} = -\frac{r}{e} \frac{\|R\|}{r^{E}} \frac{\|R\|}{r^{E}} c$ for $r \ge 10^{i}R$, $\int_{0}^{0} \frac{V}{V^{e}} = -\frac{R}{F^{2}} \frac{\parallel R}{r}$ i e

Collector DC Feedback Configuration
For the input side

$$I_{b} = \frac{R}{R} + \frac{F}{P} \frac{1}{P}$$
 or $I^{b} = \frac{R}{R} + \frac{F}{P} \frac{F}{P}$
and for the out put side using $R' = r^{F} \parallel - e^{-R}$
 $I_{o} = \frac{R' \beta I}{R' + R} = 0$ or $I^{e} = \frac{R' \beta}{R' + R}$
 $I_{o} = \frac{R' \beta I}{R' + R} = 0$ or $I^{e} = \frac{R' \beta}{R' + R}$
the current gain,
 $A_{i} = \frac{I}{P} = \frac{I}{r} + \frac{I}{r} = \frac{R' \beta}{R' + R} - \frac{R}{R} + \frac{F}{P} \frac{F}{P}$
 $\therefore A = \frac{I}{r} = \frac{I}{r} + \frac{R' \beta R}{(R' + R)(R} + \frac{R}{P} + \beta r)$
since R^{-i} is usually much larger $t han \beta r, R + \beta r \cong R$
 $A_{i} = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$
 $A = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$
 $A = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$
 $A = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$
 $A = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$
 $A = \frac{I}{r} = \frac{R' \beta R}{R + R} + \frac{R}{r + R} + \frac{R}{r}$

Approximate Hybrid Equivalent Circuit

The h-parameters can be derived from the re model:

$h_{ie} = \beta re$	$h_{ib} = re$
$h_{\text{hoe}}^{\text{fe}} = \beta / r_0$	$h^{fb} = -\alpha$

The h-parameters are also found in the specification sheet for the transistor.

Approximate Common-Emitter Equivalent Circuit

Hybrid equivalent model

re equivalent model



Approximate Common-Base Equivalent Circuit



Troubleshooting

1. Check the DC bias voltages – if not correct check power supply, resistors, transistor. Also check to ensure that the coupling capacitor between amplifier stages is OK.

2. Check the AC voltages – if not correct check transistor, capacitors and the loading effect of the next stage.

Practical Applications

- Audio Mixer
- Preamplifier
- Random-Noise Generator
- Sound Modulated Light Source



High Frequency BJT Model

Gain of 10 Amplifier – Non-ideal Transistor





Gain starts dropping at about 1MHz.

Why!

Because of internal transistor capacitances that we have ignored in our models.




High Frequency Small-signal Model

The internal capacitors on the transistor have a strong effect on circuit high frequency performance! They attenuate base signals, decreasing v since their reactance approaches zero (short circuit) as frequency increases.

As we will see later *C* is the principal cause of this gain loss at high frequencies. At the base C_{μ} looks like a capacitor of value $k C_{\mu}$ connected between base and emitter, where k > 1 and may be >> 1.

This phenomenon is called the *Miller Effect*.



The relationship $i = \Box i$ does not apply at high frequencies f > f !Using the relation ship $\stackrel{b}{-}i = f(V) - find$ the new relationship between i and i. For i (using π phasor notation ($I^x \& V_x$) for frequency domain analysis): (a) node B': $i = \frac{1}{r_0} \Box s C_0 \square \Box u$ where $r_x \approx 0$ (ignore r_x) NOTE: $s = -\frac{1}{r_0} \oplus s \oplus c$ in sinusoidal steady-state $s = j\omega$.







Frequency Response of h **cont.** *fe* Using Bode plot concepts, for the range where: $f \Box f$

For the range where:
$$\int_{\Omega} f = g_m r$$

 $f_{\alpha} = f_{\alpha} f = f_{\alpha} f$

We consider the frequency-dependent numerator term to be 1 and focus on the response of the denominator:







Scilab f₇ Plot

```
//fT Bode Plot
Beta=100;
KdB= 20*log10(Beta);
fz=3180;
fp=4.55;
f= 1:1:10000;
term1=KdB*sign(f); //Constant array of len(f)
term2=max(0,20*log10(f/fz)); //Zero for f < fz;
term3=min(0,-20*log10(f/fp)); //Zero for f < fp;
BodePlot=term1+term2+term3;
plot(f,BodePlot);
```



Multisim Simulation



Insert 1 ohm resistors – we want to measure a current ratio.

$$h = \frac{I}{f_{e}} - \frac{g}{m} - \frac{g}{m} = \frac{g}{m$$

Simulation Results





Feedback and Oscillators

1

9.1 Effect of Feedback on Gain

Closed-Loop Gain



Figure 9.1 Feedback amplifier. Note that the signals are denoted as x, x, x, and so on. The signals can be either currents or voltages.

 $x = x - \beta x$ $i = x - \beta x$ $x = A(x - \beta x)$ $a = A(x - \beta x)$ $A_f = \frac{x}{x^{\circ}} = \frac{A}{1 + A\beta}$ (9.1) $A_f - \text{closed-loop gain;}$ A - open-loop gain; $A\beta - \text{loop gain;}$ If $A\beta > 0$ - negative feedback; if $A\beta < 0$ - positive feedback.

Problems Associated With Positive Feedback

$$A_{f} = \frac{x_{o}}{x_{s}} = \frac{A}{1+A\beta}$$
(9.1)

1. Positive feedback:

Let
$$A = -10$$
; $\beta = 0.099$. $A = -10_4$.
Let $A = -9.9$; $\beta = 0.099$. $A_f = -901$.
1% change of A causes 91% change of A.

2. Negative feedback:

Let $A = 10^4$; $\beta = 0.01$. $A_f = 100$. Let A = 9000; $\beta = 0.01$. $A_f = 10\%$ change of A causes 1% change of A. 98.9.

Conclusion: *Positive feedback* increases the gain, but the gain is unstable. In contrast *negative feedback* decreases the gain and stabilizes it.

Gain Stabilization

$$\frac{dA}{dA} = \frac{1 + A\beta - A\beta}{(1 + A\beta)} = \frac{1}{(1 + A\beta)}$$

$$dA_{f} = \frac{dA}{A} \frac{\binom{2}{A}}{(1 + A\beta)}; \quad A_{f} = \frac{A}{1 + A\beta}$$

$$\binom{2}{f} = \frac{dA}{A} \frac{-A}{(1 + A\beta)};$$

$$\frac{dA_{f}}{dA_{f}} = \frac{dA}{A} \frac{-A}{(1 + A\beta)}$$

$$\frac{dA_{f}}{A_{f}} = \frac{dA}{A} \frac{1}{(1 + A\beta)}$$
(9.2)
$$dA_{f}/A_{f}$$
- relative instability of the closed-loop gain;

dA/A – relative instability of the open-loop gain.

Exercise

9.2 (a) An amplifier has $A = 10^5 \pm 10$ %. Suppose that we want a feedback amplifier with A_f that varies by no more than ± 1 % due to variations in A. What is the maximum value of nominal gain A_f allowed? (b) Repeat if A_f is allowed to vary by only ± 0.1 %.

Solution:

(a) In (9.2)

$$\frac{dA}{A_f} = \frac{dA}{A} \frac{1}{(1+A\beta)}$$
(9.2)
$$\frac{dA}{A} = 10\% = \begin{pmatrix} 0 \\ A \\ 0.1; \end{pmatrix} \frac{dA}{A_f} = 1\% = 0.01$$
$$\int_{f} 0.1 = 0.01 \frac{1}{(1+A\beta)} \Rightarrow \begin{pmatrix} 1+A\beta \end{pmatrix} = 10;$$

Since $A = 10^5$ the maximum gain with variation less than 1% is

$$A_f = \frac{A}{1+A\beta} = \frac{10^5}{10} = 10^5$$

(b)

$$\frac{dA}{A} = 10\% = \frac{dA}{A^{f}} = 0.1\% = 0.001$$

$$0.1 = 0.001 \frac{1}{(1 \ A\beta)} \Rightarrow (1 + A\beta) = (1 + A\beta) = \frac{1}{(1 \ A\beta)} = \frac{10^{5}}{100;}$$

$$A_{f} = \frac{A}{1 + A\beta} = \frac{10^{5}}{100} = 10^{3}$$

9.2 Reduction of Nonlinear Distortion and Noise



waveshape. The signal at the output is distorted.

2

The distortion of the output signal is basically due to the curvature of the input characteristic of the BJT.

The output signal is not any more sinusoidal and has harmonics.

Figure of merit of the distortion: the amplitudes of the harmonics.

Total harmonic distortion (THD:

$$THD = \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_$$



Figure 9.2 Transfer characteristic of a certain nonlinear amplifier.

Gain of the nonlinear amplifier in Figure 9.2:

- if 0 < x < 10; A = 10;
- if $-10 < x_i < 0$; A = 5.



Figure 9.3 Output of amplifier of Figure 9.2 for $x = sin(\omega t)$. Notice the distortion resulting from the nonlinear transfer characteristic.



Figure 9.4 Addition of a linear high-gain preamplifier and negative feedback to reduce distortion.

- Open loop gain of the cascade of preamplifier and nonlinear amplifier:
- if 0 < x < 10; $A = 10_4$;
- if $-10 < x_i < 0$; A = 5000.

Closed loop gain of the whole amplifier:

• if
$$0 < x < 10$$

 $A_f = \frac{A}{1 + A\beta} = \frac{10^4}{1 + 10^4 \times} = 9.99$
• if $-10 < x^{0.1} < 0$
 $A_f = \frac{A}{1 + A\beta} = \frac{5000}{1 + 5000 \times} = 9.98$
0.1

Compensatory Distortion of the Input Signal



Figure 9.4 Addition of a linear high-gain preamplifier and negative feedback to reduce distortion.



An Example with Crossover Distortion



Figure 9.7 Nonlinear class-B power amplifier.

$$v_o = v_s - 0.6$$
 for $v_s > 0.6$
 $v_o \cong v_s + 0.6$ for $v_s < -0.6$



Figure 9.8 Transfer characteristic for the amplifier of Figure 9.7.



Figure 9.9a Class-B power amplifier with feedback. The feedback has effect to reduce the distortion if the source of the distortion is included in the feedback loop. In the circuit above the switch must be in position B. If the switch is in position A, the feedback has no effect on the distortion.

Influence of the Feedback on the Noise in Amplifiers

Noise – a random signal, generated in the circuit or penetrating from outside in the circuit. The noise adds to the desired signal and deteriorates its quality. The noise generation in the circuit is basically due to the transfer of the current by charged particles (electrons and holes) and the thermal agitation.

All electronic elements, except capacitors and inductors generate noise.

Generally the **negative feedback doesn't reduce the noise in the amplifier**, since the feedback also generates noise.

The negative feedback can help in some particular cases, when the source of the noise is localized in one stage of the circuit only. Than including this stage in a feedback loop reduces the noise.



Figure 9.13 Feedback amplifier with a noise source. The noise is generated in one stage of the circuit (A) and the feedback can reduce this noise only.

9.3 Input and Output Impedance

Types of Feedback

Conditionally the feedback is divided in 4 types:

- series voltage;
- series current;
- parallel voltage;
- parallel current.



(a) Series voltage feedback

Figure 9.14 Types of feedback. (a) Series voltage feedback.



(b) Series current feedback





The Effects of Various Types of Feedback on Gain

The general formula

$$A_f = \frac{x_o}{x} = \frac{A}{1 + A\beta}$$

is valid for all feedback types. For the different feedback types the gains assumed as A, A and β are different quantities.

For <u>series voltage feedback</u>: x = v, x = v. A, A and β are voltage gains. ^o s For series current feedback: x = i, x = v. A and A are transconductances: ${}^{s}G \stackrel{s}{=} i/v$; β^{f} is a transresistance: $\beta = v/i$. For parallel voltage feedback: $x^{f} \stackrel{o}{=} v$, x = i. A and A are transresistances: R = v / i β^{f} is a transconductance: $\beta = i / v^{m}$. For <u>parallel current feedback</u>: $x = i_o, x_s = i_s$.

The Effects of Series Feedback on Input Impedance



Figure 9.15 Model for analysis of the effect of series feedback on input impedance.

$$R_{if} = \frac{\nu}{i_s} = R \left(1 + A\beta \right) >$$

The series feedback increases the input impedance.

The Effects of Parallel Feedback on Input Impedance



Figure 9.16 Model for analysis of the effect of parallel feedback on input impedance.

$$R_{if} = \frac{v_s}{i} = \frac{R_i}{1+A\beta} < R_i$$

The parallel feedback decreases the input impedance.

The Effects of Voltage Feedback on Output Impedance



Figure 9.17 Model for the analysis of output impedance with voltage feedback.

$$R_{of} = \frac{v_{test}}{i_{test}} = \frac{R_o}{1 + A\beta} < R_o$$

The voltage feedback decreases the output impedance.

The Effects of Current Feedback on Output Impedance



Figure 9.18 Model for the analysis of output impedance with current feedback.

$$R_{of} = \frac{\mathcal{V}}{i_{test}} = R_{o} \left(1 + A\beta \right) >$$

The current feedback increases the output impedance.

9.7 Effect of Feedback on Pole Locations

Dominant - Pole Amplifiers

Poles – roots of the denominator of the gain. Gain is expressed as a function of Laplace transform variable *s*.

Expression for open-loop gain

$$\begin{array}{c} A(s) & \underline{A} \\ = & (s/2\pi f_b) + \end{array}$$
(9.42)
$$\end{array}$$

If β is constant, the closed-loop gain is

$$A_{f}(s) = \frac{\frac{A_{0}}{s/(2\pi f)} \pm 1}{1 + \frac{A^{\beta}\beta}{s/(2\pi f_{b})} + 1}$$

The closed-loop gain can be put into the form

$$A(s) \frac{A_{0f}}{(s/2\pi f_{bf})+1}$$
 (9.43)
=

The closed-loop dc gain is

$$A_{0f} = \frac{A_0}{1+A}$$
(9.44)

The closed-loop break frequency

$$f_{bf} = f \left(1 + A_0 \beta \right)^{b}$$

$$(9.45)$$

Conclusion: negative feedback increases the upper break frequency of the amplifier.

Example 9.5 Bode Plots for a Dominant - Pole Amplifier with Feedback

A certain integrated - circuit operational amplifier has a single pole in its gain function. The open loop dc gain is $A_{f} = 10^{5}$ and the open - loop break frequency is f = 10 Hz. Prepare magnitude Bode plots for A(f) and $A_{f}(f)$ if $\beta = 0.01, 0.1, and 1$.

Solution:

Open-loop dc gain in dB is $A_{0 \text{ dB}} = 20 \log_{10} |A_0| = 20 \log^{10} 10^5 = 100 \text{ dB}$

For $\beta = 0.01$

$$A_{0f} = \frac{A}{1 + A_0 \beta} = \frac{10^5}{1 + 0.01 \times 10^5} = 99.9 \approx 40 dB$$

 $f_{bf} = f(1 + A\beta) = 10 \times (1 + 0.01 \times 10^5) \approx 10 \text{ kHz}$

For
$$\beta = 0.1$$
: $A_{of} = 20$ dB and $f_{bf} = 100$ kHz.
For $\beta = 1$: $A_{of} = 0$ dB and $f_{bf} = 1$ MHz.

$$\int_{0}^{dB} \frac{A(f)}{A(f)} = 0$$
dB and $f_{bf} = 1$ MHz.

$$\int_{0}^{dB} \frac{A(f)}{A_{f}(f) \text{ for } \beta = 0.01} \frac{A(f)}{A_{f}(f) \text{ for } \beta = 0.01} \frac{A(f)}{10^{2} 10^{3} 10^{4} 10^{5} 10^{6}} f(Hz)$$

Figure 9.38 Bode plots for the feedback amplifier of, Example 9.5.

Gain Bandwidth Product

$$A_{0f \ bf} = \frac{A}{1 + A} \times f \left(1 + A_{0} \beta \right) = A$$

$$\beta^{0} \qquad \beta^{0} \qquad \beta^{0}$$

The product of dc gain and the bandwidth of an amplifier is independent of the feedback. It is an important parameter of the amplifier and is called **gain-bandwidth product** or **unity gain frequency**.

Influence of Negative Feedback on Amplifiers - Summary

- 1. Gain is decreased and divided by $1 + \beta A$.
- 2. Gain stability is improved. Relative gain variation dA/A is divided by $1 + \beta A$.
- 3. Nonlinear distortion is reduced.
- 4. In general the **noise** is increased. Only in some particular cases, when the noise source is localized in a part of the amplifier, the negative feedback can reduce the noise from this source.
- 5. **Input and output impedances** are affected from the feedback. Depending on its type (series or parallel, voltage or current) input and output impedances are increased or decreased.
- 6. Upper half-power frequency is increased and multiplied by $1 + \beta A$.

9.11 Oscillator Principles

Linear Oscillators

Oscillators: circuits, which produce periodic ac signals with prescribed properties: waveform; frequency and amplitude.

Linear oscillators: the output is approximately sinusoidal. The transistors are operating basically in active region.

Switching oscillators: the electronic devices operate like switches. Usually rectangular pulses at the output.

Basic principle of the linear oscillator: part of the output signal is returned at the input of the amplifier via positive feedback loop. The returned signal is enough to produce after amplification the same output signal.

The Barkhausen Criterion



Figure 9.69 Linear oscillator with external signal X injected.

$$\mathbf{X} = A \begin{pmatrix} f \\ +\beta \end{pmatrix} \begin{bmatrix} \mathbf{X} \\ out \end{pmatrix} \begin{bmatrix} \mathbf{X} \\ \mathbf{X}_{out} \end{bmatrix}$$
(9.52)
$$\mathbf{X}_{out} = \frac{i\pi}{1 - A \begin{pmatrix} f \\ f \end{pmatrix}} \begin{bmatrix} \mathbf{X}_{in} \\ f \end{bmatrix}$$
(9.53)

To have output signal when $\mathbf{X} = 0$, closed-loop gain must be infinity. This is possible if its denominator is 0, i.e.

 $A(f)\beta(f) = 1$

(9.54)

Example 9.12 Analysis of an Oscillator Circuit

An oscillator is shown in Figure 9.70. The amplifier is an ideal voltage amplifier (infinite input impedance and zero output impedance) with a voltage gain of A_{v} . The *RC* network connected from the amplifier output to the input forms the feedback

network. Find the value of gain A_v required for oscillation, and find the frequency of oscillation of the circuit.



Solution:

$$\beta(f) \frac{V_o}{V} = \frac{R(1/j\omega C)}{R + 1 j\omega}$$

$$= \frac{R(1/j\omega C)}{R + 1 j\omega}$$

$$\beta(f) \frac{R(1/j\omega C)}{R + 1 j\omega C}$$

$$= \frac{R(1/j\omega C)}{R^{2+3R/j\omega C-1/\omega^2 C}}$$

$$\beta(f) \frac{R(1/j\omega C)}{R^{2+3R/j\omega C-1/\omega^2 C}}$$

$$\beta(f) \frac{R(1/j\omega C)}{R^{2-1/j\omega C}}$$

Figure 9.70 Typical linear oscillator.

$$A_{\nu}\beta = 1$$

$$R_{\nu}^{(3-A)} + \left(\omega R - \omega C \right) = 0$$

$$R_{\nu}^{(3-A)} = 0$$

$$A_{\nu} = 3$$

$$M_{\nu} = 1$$

$$\omega R^2 C _ \frac{1}{\omega C} = 0$$

$$\omega = \frac{1}{RC}$$


Figure 9.74 An example of a Wien-bridge oscillator designed on the basis of Example 9.12.



Figure 9.75 Output voltage of the oscillator in Figure 9.74.



Figure 9.77 Modification of the circuit of the Wien-bridge oscillator. The diodes and the resistor R_4 limit the amplitude of the output signal. In this way is avoided its clipping.



Figure 9.78 Output voltage of the oscillator of Figure 9.77.

Chapter IIIa **The operational Amplifier and applications.**

III.1. Basic Model for the Operational Amplifier.

The OPerational AMPlifier (OPAMP) is a key building block in analog integrated circuit design. The OPAMP is composed by several transistors and passive elements (resistors and capacitors) and arranged such that its low frequency voltage gain is very high; the dc gain of the OPAMP-741 is around 10^5 V/V (10 µV at the input give us 1 V at the output). The design of such complex circuit is discussed in chapter 6; here we will use a simplified linear macromodel to analyze the principles of OPAMP based circuits and their operation. Several circuits are studied such as basic amplifiers, first order and second order filters and some non-conventional applications. The versatility of the OPAMP will be evident at the end of this chapter.

To define the fundamental parameters of a system, let us consider a linear two-port system with two terminals grounded, as the one shown in Figure 3.1. There are 4 variables vi, ii, vo and io to be studied. The interaction between the four variables can be defined in many different ways, depending on the definition of the dependent and independent variables; in real circuits these definitions depend on the input variable (current or voltage) and the most relevant output variable. Usually in voltage amplifiers the input signal is defined as vi while the output is vo.



Fig. 3.1. Electronic circuit represented by a black box.

Since we are assuming that the circuit is linear, among other representations, we can describe the electronic circuit by using the following hybrid matrix representation:

$$\begin{bmatrix} i_{i} \\ v_{o} \end{bmatrix} = \begin{bmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{bmatrix} \begin{bmatrix} v_{i} \\ i_{o} \end{bmatrix}$$
 g-parameters (3.1a)

or

$$i_i = g_{11}v_i + g_{12}i_o$$

 $v_o = g_{21}v_i + g_{22}i_o$
(3.1b)

Notice that we are mixing currents and voltages in the matrix, then we call it hybrid representation of the circuit, and the resulting model is termed hybrid model. In many text books you can find at least 4 different set of parameters, but this is one of the most relevant ones for voltage amplifiers. Bipolar and MOS transistors models are based on another model called π -hybrid, to be discussed in the following chapters.

In equations 3.1b, the parameter g_{11} defines the input conductance, and it relates the input current and the input voltage needed by the circuit without considering the effect of the output current ($i_0=0$); the circuit's input conductance is formally defined as follows:

$$g_{11} = \frac{1}{Z_i} = \frac{i_i}{v_i}\Big|_{i_a = 0}$$
(3.2)

This parameter is measured by applying an input voltage source and measuring the input current; the output node is left open such that $i_0=0$. Since g_{11} is the ratio of the input current to the input voltage, while the output is leaved open, its units are amps/volts or $1/\Omega$.

The parameter g_{12} defines the reverse current gain of the topology, and it is defined as

$$g_{12} = \frac{i_i}{i_o}\Big|_{v_i = 0}$$
(3.3)

This parameter represents the reverse current gain: current generated at the input due to the output current. In the ideal case this parameter is zero since usually the operational amplifiers are unidirectional; e.g. the input signal applied to the system generates an output signal, but the output signals (current or voltage) should not generate any signal at the input. For measuring this parameter it is required to short circuit the input port such that $v_i=0$, then apply a current at the output and measure the current generated at the input port. In practical circuits this parameter is very small and usually it is ignored.

The Forward voltage gain is defined as the ratio of the output voltage and input voltage without any load connected at the output.

$$g_{21} = A_V = \frac{v_o}{v_i} \bigg|_{i_o = 0}$$
(3.4)

This is certainly one of the most important parameters of the two-port system; we also refer to A_V as the open-loop gain of the OPAMP. It represents the circuit's voltage gain without any load impedance attached (output current equal zero).

Another important parameter is the system's output impedance, which relates the output voltage and the output current without taking the effects of the input signal. It is defined by

$$g_{22} = Z_0 = \frac{v_o}{i_o} \bigg|_{v_i = 0}$$
(3.5)

Thus, the two-port system can be represented by the four aforementioned parameters; the resulting macromodel is shown in Figure 3.2. For sake of clarification we are using impedances instead of admittances in this representation. Notice that a current controlled current source (ICCS) is used for the emulation of parameter g_{12} since it represents the input current (input port) being generated by the output current (output port). A resistor can not represent this parameter since current is flowing in one port but the voltage at the other port controls it. Similar comments apply to the voltage controlled voltage source represented by $A_V v_i (g_{21}v_i)$.



Fig. 3.2. Linear macromodel of a typical voltage amplifier using hybrid parameters.

Model for the OPAMP. The ideal OPAMP is a device that can be modeled by using the circuit of Fig. 3.2 with $A_V = \infty$, $g_{12} = 0$, $Z_i = \infty$, and $Z_o = 0$. This is of course an unrealistic model, but it is enough for understanding the basic circuits and their operation. We will see that when you connect several circuits in cascade for complex signal

processing, both input and output impedances are important parameters that affect the overall performance of the system. In this section, however these effects are not considered. Discuss here the main limitations such as input impedance, limited DC gain and DC offsets and input bias current.

III.2. Basic configurations: Inverting and non-inverting amplifier.

Inverting configuration. The first topology to be studied is the inverting amplifier shown in fig. 3.3a. It consists of an impedance connected between the input source and the OPAMP's inverting terminal; the second impedance is connected from the inverting terminal to the output of the OPAMP. Z_2 provides a negative feedback (connecting the OPAMP's output and the negative input); this is the main reason for the excellent properties of this configuration. The simplified linear macromodel of the OPAMP is used for the representation of the inverting amplifier, and the equivalent circuit shown in fig. 3.3b. By using basic circuit analysis techniques it can be easily find that

$$\frac{\mathbf{v}_{i} - \mathbf{v}_{x}}{Z_{1}} + \frac{\mathbf{v}_{o} - \mathbf{v}_{x}}{Z_{2}} = 0 \tag{3.5}$$

and

$$\mathbf{v}_{\mathbf{o}} = -\mathbf{A}_{\mathbf{v}} \mathbf{v}_{\mathbf{x}} \tag{3.6}$$

Solving these equations as function of the input and output voltages yields;

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{i}} = -\left(\frac{1}{1 + \frac{1 + Z_{2}/Z_{1}}{A_{V}}}\right)\left(\frac{Z_{2}}{Z_{1}}\right)$$
(3.7)

This relationship is also known as closed-loop amplifier's gain since the feedback resistor in combination with the OPAMP form a closed loop. If the open-loop gain of the OPAMP A_V is very large, then the first factor can be approximated as unity and the closed-loop voltage gain becomes

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{i}} = -\frac{Z_{2}}{Z_{1}} \tag{3.8}$$

This result shows that **if negative feedback is used and if the open-loop gain of the OPAMP is large enough, the overall amplifier's voltage gain depends on the ratio of the two impedances**. Unlike to the gain of the open-loop gain of the OPAMP that can vary by more than 50 % due to transistor's parameters variations and temperature gradients, as will be explained in the following sections, the closed loop gain is quite accurate, especially if same type of impedances are used. Usually ratio of impedances is more precise than the absolute value of components; e.g. ratio of capacitors fabricated in CMOS technologies can be as precise as 99.5 % while the absolute value of the capacitance may change by more than 20%.



Fig. 3.3. Inverting amplifier: a) the circuit and b) the linear macromodel assuming that OPAMP input is infinity and output impedance is zero.

Another important observation is that the differential voltage at the OPAMP input v_x (see Fig. 3b) is ideally zero. The reasoning behind this observation is as follows: according to 3.8, the output voltage is bounded (not infinity) if Z_1 is not zero or Z_2 is not infinite, hence v_i is also bounded. Under these conditions and according to expression 3.6 the OPAMP input voltage v_x is very small if A_v is large enough; the larger the OPAMP open loop gain the smaller signal at the input of the OPAMP. Therefore the *inputs of the OPAMP can be considered as a virtual short; the voltage difference between the two input terminals* $(v_+ - v_-)$ *is very small but they are not physically connected*. The virtual short principle is extremely useful in practice; most of the transfer functions can be easily obtained if this property is used. To illustrate its use, let us consider again the circuit of fig. 3.3b. Due to the virtual ground at the input of the OPAMP, $v_x=0$ (virtual short) and the input current i_i is determined by v_i/Z_1 . Since the input impedance of the OPAMP is infinite, i_i flows throughout Z_2 , leading to an output voltage given by $-i_iZ_2$. As a result, the closed-loop voltage gain becomes equal to $-Z_2/Z_1$, as stated in equation 3.8.

If the impedances Z_1 and Z_2 are replaced by resistors as shown in Fig. 3.4a, we end up with the basic resistive inverting amplifier. The closed-loop gain is then obtained as



Fig. 3.4. Resistive amplifiers: a) inverting configuration and b) non-inverting configuration.

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{i}} = -\frac{\mathbf{R}_{2}}{\mathbf{R}_{1}} \tag{3.9}$$

Notice that in the case of the inverting configuration, the amplifier's input impedance is determined by R_1 ; this is a result of the virtual ground present at the inverting terminal of the OPAMP. Hence, if several inverting amplifiers are connected in cascade we have to be aware that the amplifier must be able to drive the input impedance of the next stage.

Non-inverting voltage gain configuration. If the input signal is applied at the non-inverting terminal and R1 is grounded, as shown in fig. 3.4b, the non-inverting configuration is obtained. Notice that the *feedback is still negative. If* R_2 *is connected to the positive terminal, the circuit becomes unstable* and useless for linear applications; this will be evident in the following sections. The closed-loop voltage gain of the non-inverting configuration can be easily obtained if the virtual short principle is used. Due to the high gain of the OPAMP, the voltage difference between the inverting and non-inverting terminals is very small; hence the voltage at the non-inverting terminal of the OPAMP is also v_i . The current flowing through R_1 and R_2 is then given by v_i/R_1 ; therefore the output voltage is computed as

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{i}} = \frac{\mathbf{v}_{i} + \mathbf{i}_{1}\mathbf{R}_{2}}{\mathbf{v}_{i}} = \frac{\mathbf{v}_{i} + (\mathbf{v}_{i}/\mathbf{R}_{1})\mathbf{R}_{2}}{\mathbf{v}_{i}} = 1 + \frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}$$
(3.10)

The voltage gain is therefore greater or equal than 1. An important characteristic of this configuration is that ideally its input impedance is infinity; hence several stages can be easily connected in cascade. A special case of the noninverting configuration is the buffer configuration shown in figure 3.5. If $R_1=\infty$, according to equation 3.10, the voltage gain is unity; in this case the value of R_2 is not critical and can even be short-circuited ($R_2=0$). This topology is also known as unity gain amplifier or buffer, and it is very popular for driving small impedances; e.g. speakers, motors, etc.



Fig. 3.5 OPAMP in unity gain buffer configuration

Emphasis on loading effects; discuss these issues in class!

III.3. Amplifier with multiple inputs and superposition.

Input signals can be applied to the two inputs of the OPAMP, as shown in Fig. 3.6. R1 and R2 are a voltage divider; the input voltage at the non-inverting (v_{+}) terminal is then



Fig. 3.6. Amplifier configuration with two input signals applied to the non-inverting and inverting terminals.

$$\frac{\mathbf{v}_{+}}{\mathbf{v}_{12}} = \frac{\mathbf{R}_{2}}{\mathbf{R}_{1} + \mathbf{R}_{2}} \tag{3.11}$$

If a virtual short at the OPAMP inputs is assumed, the voltage at the inverting and non-inverting terminals is the same, and determined by v_{+} . Using KCL at the inverting terminal of the circuit leads to

$$\frac{\mathbf{v}_{0} - \mathbf{v}_{+}}{\mathbf{R}_{4}} = \frac{\mathbf{v}_{+} - \mathbf{v}_{11}}{\mathbf{R}_{3}}$$
(3.12)

Using equations 3.11 and 3.12, the output voltage is obtained, yielding

$$v_o = -\left(\frac{R_4}{R_3}\right) v_{i1} + \left(\frac{R_2}{R_1 + R_2}\right) \left(1 + \frac{R_4}{R_3}\right) v_{i2}$$
(3.13)

Notice that the output voltage is a linear combination of the two input signals: the first component is determined by v_{i2} . This analysis can always be used, but we can also take advantage of the properties of linear systems.

Superposition principle for a linear system. If the OPAMP is considered as a linear device and only linear impedances are used, then the output voltage is a linear combination of all the inputs applied. If several inputs are applied to the linear circuit, then the output can be obtained considering each input signal at a time; e.g. grounding all other input signals and applying the input signal under study. Therefore, the following property holds: if

$$v_{o}(v_{i1}, v_{i2}, ..., v_{iN}) = \sum_{j=1}^{N} \left(k_{j} v_{ij} \Big|_{v_{ik k \neq j} = 0} \right)$$
then
$$v_{o}(v_{i1}, v_{i2}, ..., v_{iN}) = v_{o}(v_{i1}, 0..0) + v_{o}(0, v_{i2}, ...0) + \dots + v_{o}(0, 0, ... v_{iN})$$
(3.14a)
(3.14b)

This property is known as the *superposition principle*. Let us apply this principle to the topology shown in Fig. 3.6, where two inputs are applied to the amplifier. The circuit is analyzed by applying one input signal at a time: if v_{i1} is considered, v_{i2} is made equal zero. The equivalent circuit is shown in Fig. 3.7a.



Fig. 3.7 Equivalent circuits for the computation of the output voltage: a) for v_{i1} and b) for v_{i2} .

Since the input impedance of the OPAMP is infinite, the current flowing through $R_1||R_2$ is zero, and $v_+=0$. The resulting circuit is the typical inverting amplifier where the output voltage is given by $-(R_4/R_3)v_{i1}$; notice that this output corresponds to the first term in equation 3.13. If the first input is grounded and signal v_{i2} is considered, the resulting equivalent circuit is depicted in fig. 3.7b. The voltage at the non-inverting terminal is given by equation 3.11, and the output voltage is equal to $v_0=(1+R_4/R_3)v_+$; the final result leads to the second term of equation 3.13.

Generalization of basic configurations. The concepts of infinite input impedance, zero output impedance, virtual short of the OPAMP inputs and linear superposition are especially useful when complex circuits are designed. An analog inverting adder is shown in fig. 3.8a; the output voltage can be easily found if we apply the superposition principle to each input. The equivalent circuit for the jth-input is depicted in fig. 3.8b. Since only R_j is connected to v_{ij} , the resistors connected to the other inputs must be grounded. These resistors are connected between the physical ground and the virtual ground generated by the negative feedback and the large open-loop voltage gain of the OPAMP, as a result of this the current flowing through all grounded resistors is zero, then i_j , generated by v_{ij} , R_j and the virtual ground node v_x (=0) flows throughout R_f . The output voltage is then obtained as $-(R_f/R_j)v_{ij}$. By using the same concept to all inputs, the amplifier's output voltage is found as



Fig. 3.8. a) Analog adder and b) equivalent circuit for analyzing the output voltage due to v_{ii}.

1

Jose Silva-Martinez

$$v_o = -\sum_{j=1}^{N} \left(\frac{R_f}{R_j} \right) v_{ij}$$
(3.15)

An interesting advantage of this circuit is that each one of the input resistors independently controls the voltage gain for each input. This is an important circuit property used for the design of analog-digital converters for instance where the addition of binary weighted signals are required.

An analog non-inverting adder is depicted in fig. 3.9a. Similarly to the previous case, the output voltage can be computed by using superposition. Shown in fig. 3.9b is the equivalent circuit for the jth-input signal, and making all other inputs equal zero. The voltage at the non-inverting terminal is the result of the voltage divider determined by the resistors lumped to node v_{+j} as follows:



Fig. 3.9. a) Non-inverting amplifier with multiple inputs and b) equivalent circuit for the jth input.

$$\frac{\mathbf{v}_{+j}}{\mathbf{v}_{ij}} = \frac{\mathbf{R}_1 \| \mathbf{R}_2 \cdots \mathbf{R}_{J-1} \| \mathbf{R}_{J+1} \cdots \| \mathbf{R}_N \| \mathbf{R}_X}{\left(\mathbf{R}_1 \| \mathbf{R}_2 \cdots \mathbf{R}_{J-1} \| \mathbf{R}_{J+1} \cdots \| \mathbf{R}_N \| \mathbf{R}_X \right) + \mathbf{R}_J}$$
(3.16)

Since many components are in parallel, for the analysis of this type of networks it is very often more convenient to use admittances instead of impedances. For this example, the previous equation can also be expressed as

$$\frac{\mathbf{v}_{+j}}{\mathbf{v}_{ij}} = \frac{\overline{\mathbf{R}_{J}}}{\frac{1}{\mathbf{R}_{J}} + \frac{1}{\mathbf{R}_{1} \| \mathbf{R}_{2} \cdots \mathbf{R}_{J-1} \| \mathbf{R}_{J+1} \cdots \| \mathbf{R}_{N} \| \mathbf{R}_{X}}}$$
(3.16b)

The numerator $(1/R_j)$ is identified as the admittance of the element connected between the input signal and v_{+j} . The denominator represents the parallel of all elements attached to v_+ . The *parallel connection of impedances is also equivalent to the reciprocal of the addition of their admittances*; then 3.16 can be expressed by the following equivalent expression

$$\frac{\mathbf{v}_{+j}}{\mathbf{v}_{ij}} = \frac{g_{J}}{\sum_{i=1}^{N} (g_{i}) + g_{X}}$$
(3.17)

where $g_i=1/R_i$. Once v_{+j} is obtained, the output voltage generated by v_{ij} can be obtained. Since v_{+j} is the voltage at the non-inverting terminal, to find the output voltage for this input is straightforward as $v_{oj}=(1+R_f/R_i)v_{+j}$. Taking into account all the input signals and applying the superposition principle, it can be shown that the overall output voltage is a linear combination of all inputs; the result of this analysis yields,

$$\mathbf{v}_{o} = \left(1 + \frac{\mathbf{R}_{f}}{\mathbf{R}_{i}}\right) \left(\sum_{J=1}^{N} \mathbf{v}_{+j}\right) = \left(1 + \frac{\mathbf{R}_{f}}{\mathbf{R}_{i}}\right) \left(\sum_{j=1}^{N} \left(\frac{\mathbf{g}_{J} \mathbf{v}_{ij}}{\sum_{i=1}^{N} (\mathbf{g}_{i}) + \mathbf{g}_{X}}\right)\right) = \left(\frac{1 + \frac{\mathbf{R}_{f}}{\mathbf{R}_{i}}}{\sum_{i=1}^{N} (\mathbf{g}_{i}) + \mathbf{g}_{X}}\right) \left(\sum_{j=1}^{N} \mathbf{g}_{J} \mathbf{v}_{ij}\right)$$
(3.18)

Each input signal has a contribution to the output voltage that depends of all resistors, unlike the case of the inverting topology. The input impedance for each input depends on the array of resistors; for instance the input impedance seen by the jth-input signal is

$$Z_{j} = R_{J} + (R_{1} \| R_{2} \cdots R_{J-1} \| R_{N} \| R_{N})$$
(3.19)

Similar expressions can be obtained for all other input sources.

Example: Design a circuit that implements the following equation:

$$vo(t) = 10v_1 + 20v_2 + 5$$

If needed use the supply voltages +/- 15 V. The circuit shown below can be used; this is not the only solution, combinations of inverting and non-inverting circuits might be used as well. The design process consists of finding the resistance values. For that purpose, the following equations must be solved:



Solve this set of equations, and find the numerical values; it is evident that $g_1=2g_3$ and that $g_2=4g_3$.

III.4. Amplifiers with very large gain/attenuation factors.

Very large gain amplifiers require large spread of the components. In analog integrated circuits design, it is difficult to control properly such large ratios, and very often they are very demanding of silicon area. Some configurations allow us to reduce this spread.

Large gain inverting amplifier using resistors in a T-array. Large voltage gain factors require very large resistors; the array of resistors shown in figure 3.10can be used to "increase" the effective feedback resistor. The circuit's transfer function can obviously be obtained by using conventional circuit analysis techniques such as KCL. It is however to useful to analyze the circuit based on the following observations:

1. Since the inverting terminal is at the ground potential due to the virtual short at the OPAMP input, the resistor R_2 is connected between node v_x and (virtual) ground; then it is in parallel with R3 if you analyze the circuit from the output. Therefore, the voltage v_x can be computed as

$$v_{x} = \left(\frac{R_{2} \| R_{3}}{R_{2} \| R_{3} + R_{4}}\right) v_{0}$$
(3.20)

Notice that v_x is an attenuated version of the output voltage.

2. Also, as a result of the virtual ground at the OPAMP's input, the current flowing through R_2 is given by v_x/R_2 . If the OPAMP is ideal, the current flowing through R1 is equal to the one flowing through R_2 , and then the output voltage can be computed from the following expression:

$$\frac{v_i}{R_1} = -\frac{v_x}{R_2} = -\left(\frac{R_2 \| R_3}{R_2 \| R_3 + R_4}\right) \left(\frac{v_0}{R_2}\right)$$
(3.21)

Therefore, the voltage gain is

$$\frac{v_0}{v_i} = -\left(\frac{(R_2 \| R_3) + R_4}{R_2 \| R_3}\right) \left(\frac{R_2}{R_1}\right)$$
(3.22)

The voltage gain is therefore equivalent to the gain of a two-stage amplifier; larger gain factors are obtained with reduced resistive spread.



Fig. 3.10. Resistive voltage amplifier for high-gain applications.

If further reduction on the resistive spread is needed, two T-networks can be used as shown in Fig. 3.11. Similarly to the previous case, the voltage v_x is equal to $-(R_2/R_1)v_i$; notice that v_x is an attenuated version of v_y and this last voltage is an attenuated version of v_o . These voltages are related by the following expressions:

$$\frac{\mathbf{v}_{x}}{\mathbf{v}_{y}} = \frac{\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right)}{\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}}$$
(3.23)

Jose Silva-Martinez

$$\frac{\mathbf{v}_{y}}{\mathbf{v}_{0}} = \frac{\left(\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}\right) \| \mathbf{R}_{5}}{\left[\left(\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}\right) \| \mathbf{R}_{5}\right] + \mathbf{R}_{6}}$$
(3.24)

Then the closed loop voltage gain is obtained as

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{i}} = -\left(\frac{\mathbf{v}_{o}}{\mathbf{v}_{y}}\right)\left(\frac{\mathbf{v}_{y}}{\mathbf{v}_{x}}\right)\left(\frac{\mathbf{v}_{x}}{\mathbf{v}_{in}}\right) = -\left(\frac{\left[\left(\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}\right) \| \mathbf{R}_{5}\right] + \mathbf{R}_{6}}{\left(\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}\right) \| \mathbf{R}_{5}}\right)\left(\frac{\left(\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right) + \mathbf{R}_{4}\right)}{\left(\mathbf{R}_{2} \| \mathbf{R}_{3}\right)}\right)\left(\frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}\right)$$

$$(3.25)$$

This voltage gain can be very large; it is in fact determined by multiplication of 3 terms, which is equivalent to a 3-stage amplifier. Notice that the input impedance of the non-inverting circuit is determined by R_1 .



Fig. 3.11. Resistive amplifier using a T-configuration for large gain factors

Very large attenuation factors. The T-network can also be used for the design of large attenuation factors, for instance in applications related to power amplifiers where the input signal might be in the range of 100 V or more but the OPAMP can handle only 12 V or less. The resulting circuit using a T-network at the input is shown in figure 3.12. The voltage vx is an attenuated version of the incoming signal, and the voltage gain is adjusted to the proper level by the typical inverting configuration (R_3 and R_4). The attenuating factor, considering again a virtual ground at the input, is determined by R1 and the parallel of R2 and R3; the voltage gain between vx and vo is determined by the ratio of resistors R4 and R3. Therefore, the output voltage is given by:



Fig. 3.12. Resistive amplifier using a T-configuration for large attenuation factors

$$\frac{\mathbf{v}_0}{\mathbf{v}_i} = \left(\frac{\mathbf{v}_0}{\mathbf{v}_x}\right) \left(\frac{\mathbf{v}_x}{\mathbf{v}_i}\right) = \left(-\frac{\mathbf{R}_4}{\mathbf{R}_3}\right) \left(\frac{\mathbf{R}_2 \|\mathbf{R}_3}{\mathbf{R}_1 + (\mathbf{R}_2 \|\mathbf{R}_3)}\right)$$
(3.26)

The first factor is the result of the voltage divider at the input of the structure, while the second factor is the result of the non-inverting amplification of v_x . You can also use the double T-cell structure; it is left to the student to find out the voltage gain in that case; **DO IT**, this can be a midterm question.

III.5. RC Circuits: Integrators and differentiators.

Basic integrators. If the feedback resistor is replaced by a capacitor, we obtain a lossless integrator; the circuit is shown below. In this circuit, the input voltage vi is converted into a current by R1 and the virtual ground present at the input of the OPAMP, similarly to the case of the resistive amplifier. The resulting current is injected into the feedback capacitor C2 where it is integrated; the resulting output voltage is the integral of the injected current. The

analysis of this circuit can easily be done in the frequency domain where the characteristic impedance of the capacitor is given by $1/(j\omega C_2)$. The transfer function of the inverting configuration is, as in the previous cases, determined by the ratio of the impedance in feedback and the input impedance, leading to the following result:



Fig. 3.13. Lossless inverting Integrator

$$H(s) = \frac{v_{o}}{v_{i}} = -\frac{1}{sR_{2}C_{1}}$$
(3.27)

where $s=j\omega$. This circuit has a pole at the origin and a "phantom" zero at $\omega=\infty$ (why?). The magnitude response is extremely large at low frequencies, and decreases at higher frequency with a rolloff of -20 dB/decade. The phase response is +90 (-270) degrees and independent of the frequency. Notice that at $\omega=1/R2C1$, the magnitude of the voltage gain is unity. Usually this circuit is not used as a standalone device, but is the key building block for high-order filters and analog-digital converters.

The combination of resistors and capacitors lead to the generation of poes and zeros; for example, the circuit implementation of a first order filter is shown in figure 3.14. This circuit is also known as a lossy integrator because while R1 injects charge into C2, the resistor R3 leaks (introduces losses) the charge stored in the capacitor. The gain of this circuit is also determined by the ratio of the equivalent impedance in feedback and the input impedance. In this circuit, the equivalent feedback impedance is composed by the parallel of the impedance of the capacitor $(1/j\omega C_2)$ and R3. The low frequency gain, where the impedance of the capacitor can be ignored, is determined by the ratio of the two resistors; it is evident that the voltage gain is given by -R3/R1. At very high frequencies, the impedance of C2 dominates the feedback and the circuit behaves as the lossless integrator shown in figure 3.19 (gain defined by -1/sR1C2). The overall voltage gain is given by:



Fig. 3.14. First order lowpass filter

$$H(s) = -\frac{\frac{R_3}{R_1}}{1 + sR_3C_2}$$
(3.28)

The low-frequency gain is, as expected, determined by the ratio of the resistors. The pole is located at $\omega = 1/R3C2$, and for frequencies beyond this frequency the voltage gain decreases with a rolloff of -20 dB/decade.

The main differences between this circuit and the passive lowpass filter (voltage divider) are twofold: a) in the active realization (with OPAMP) the low frequency gain can be greater than 1 by adjusting the ratio of the resistors while in the passive filter the gain is always less than 1; b) the OPAMP allows us to connect the circuit to the next

stage without affecting the transfer function; this is due to the small output impedance of the OPAMP. A typical transfer function obtained with this circuit is depicted in the following plot;



Fig. 3.15. Magnitude response for a first order filter.

The unity gain frequency is another important parameter; it can be obtained by taking the magnitude (or square magnitude) of equation 3.28, and equating it to 1. The resulting equation can be solved for the frequency, leading to the following result (find it yourself)

$$\omega_{u} = \left(\frac{1}{R_{2}C_{1}}\right) \sqrt{\left(\frac{R_{2}}{R_{1}}\right)^{2} - 1}$$
(3.29)

For R2>>R1, this frequency is approximately given by ω_u =1/R1C1. Notice that for R2<R1 the solution is imaginary, meaning that the unity gain frequency does not exist; in fact you can not find any frequency where the gain is unity for an attenuator (dc gain less trhan 1). For R2<R1, the low frequency gain is less than 1; hence the transfer function does not have any intersection with the 0 dB curve.

The general first order transfer function can be implemented by using the topology shown in fig. 3.16. Since the elements are in parallel, it is very convenient o find the voltage gain as the ratio of the equivalent input addmittance and the equivalent feedback addmitance as follows:



Fig. 3.16. General first order filter

$$H(s) = -\frac{g_1 + sC_0}{g_3 + sC_2} = -\left(\frac{R_3}{R_1}\right) \left(\frac{1 + sR_1C_0}{1 + sR_3C_2}\right)$$
(3.30)

With this circuit, you can design the following filters:

- (a) Lowpass filters if C_0 is removed. The pole's frequency is given by 1/R3C2
- (b) Amplifier if C_0 and C_2 are removed. Gain = -R3/R1
- (c) Amplifier if the resistors are removed. Gain = C0/C2 (not very practical, especially for low frequency applications)

(d) High-pass if R1 is removed. Pole's frequency at 1/R3C2, and high frequency gain = -C0/C2.

The high-pass transfer function can also be realized if a series of a capacitor and resistor is used, as shown in the figure below. Low frequency components are blocked by the capacitor due to its high impedance at low frequencies. At high frequencies the capacitor behaves as a short circuit, and the gain is given by the ratio of the resistors. Using typical circuit analysis techniques, the overall transfer function can be obtained as



Fig. 3.17. First order High-pass filter using a series capacitor.

$$H(s) = -\frac{R_3}{R_2 + \frac{1}{sC_1}} = -\left(\frac{R_3}{R_2}\right) \left(\frac{sR_3C_1}{1 + sR_2C_1}\right)$$
(3.31)

A DC zero and a pole located at $\omega = 1/R2C1$ can be observed. After the pole's frequency the voltage gain is mainly determined by the ratio of the resistors -R3/R2.

Non-inverting integrator. A non-inverting amplifier is implemented by using the following circuit. It is usually an expensive implementation, since the topology requires matched elements. The transfer function can be easily obtained by noting that the voltage at the non-inverting terminal is the result of a voltage divider between R and C (v+/vin=1/(1+sRC)). The voltage at the non-inverting terminal is then amplified by a factor 1 plus the ratio of the feedback impedance 1/sC' and the resistor R'. The resulting transfer function yields;



Fig. 3.18. Non-inverting lossless integrator

$$H(s) = \left(\frac{1}{sR'C'}\right) \left(\frac{1+sR'C'}{1+sRC}\right)$$
(3.32)

That corresponds to a non-inveting integrator if R'C' = RC; in this case, the voltage gain decreases when the frequency increases with a rolloff of -20 dB/decade and its phase is -90 degrees. The phase at DC is +90 degrees.

III.6. Instrumentation amplifiers.

In many practical applications, it is desirable to use amplifiers with very large input impedance and very low output impedance. This is the case when the sensors have large output impedance and or limited current driving capabilities. For those applications, the inverting amplifier based on two resistors can not be used since its input impedance is finite; e.g. defined by the input resistance. The only option is to use non-inverting amplifiers, as the ones shown in figure 3.19. In case the incoming signal is differential carried out by v_{i1} and v_{i2} , therefore two non-

(3.33)

inverting amplifiers are used. In a differential system, the information is determined by the voltage difference between the two inputs rather than by the voltage at each node.

The circuit shown in figure 3.19a is composed by 2 single-ended non-inverting amplifiers. The circuit is a particular case of the circuit shown in Fig. 7b; R1=0, R2= ∞ , R3= ∞ , R4=0 that leads to a unity-gain amplifier (buffer) with very large input impedance. Since the OPAMP output impedance is very small you can easily connect inverting amplifiers after this structure if required. The benefits of these buffers will be evident in the following chapters.



Fig. 3.19. Fully-differential amplifiers based on: buffers and b) non-inverting amplifiers.

The topology shown in figure 3.19b is more useful and can provide voltage amplification greater than 1; the input impedance is very large as well and determined by the input impedance of the OPAMP. The analysis of this circuit is straightforward if we take advantage of the virtual short principle. As shown in figure 3.20, the voltages at the inverting terminals are given by v_{i1} and v_{12} , respectively. The current flowing through R1 is then given by $(v_{i1}-v_{i2})/R1$; this current flows throughout the resistors R_f , generating a voltage drop due to RF given by $(v_{i1}-v_{i2})$ Rf /R1. The output voltage vol is then equal to vi1+(vi1-vi2) Rf /R1 while the output voltage vo2 is given by vi2-(vi1-vi2) Rf /R1. The differential voltage gain is then computed as

$$\frac{v_{od}}{v_{id}} = \frac{v_{o1} - v_{o2}}{v_{i1} - v_{i2}} = 1 + \frac{2R_f}{R_1}$$



Fig. 3.20. Practical fully-differential instrumentation amplifier.

Notice in this expression that the output voltage is also differential $v_{od}=v_{o1}-v_{o2}$. Since the gain of the previous expression is defined as the ratio of the differential output voltage and the differential input v_{id} it is known as differential voltage gain.

Discuss here the properties of differential and common-mode signals.

Common-mode input impedance and differential mode input impedance.

The most popular single-ended instrumentation amplifier is depicted in Fig. 3.21; this topology is very useful for instrumentation applications. There are two inputs, and the important information is in differential format vid=vi1-vi2. A major advantage of fully-differential circuits is that they are little sensitive to noise and signal interferences that affect both inputs; e.g. common-mode signals. The single ended output then should be proportional to vid, and signals that are present in both inputs with same amplitude and same phase are cancelled by the differential nature of the amplifier. Applying the superposition principle to the circuit shown in fig. 3.21, it can be shown that the output voltage is given by a linear combination of v_{o1} and v_{o2} as follows:



Fig. 3.21. Practical single-ended instrumentation amplifier.

$$v_{o} = \left(1 + \frac{R_{5}}{R_{3}}\right) \left(\frac{R_{6}}{R_{4} + R_{6}}\right) v_{o2} - \left(\frac{R_{5}}{R_{3}}\right) v_{o1}$$
(3.34)

Using the previous equations 3.33 and 3.34, the output voltage can be obtained as

$$v_{o} = \left(\frac{R_{6}}{R_{4} + R_{6}}\right) \left(1 + \frac{R_{5}}{R_{3}}\right) \left(\left(1 + \frac{R_{2}}{R_{1}}\right) v_{i2} - \frac{R_{2}}{R_{1}} v_{i1}\right) - \left(\frac{R_{5}}{R_{3}}\right) \left(\left(1 + \frac{R_{2}}{R_{1}}\right) v_{i1} - \frac{R_{2}}{R_{1}} v_{i2}\right)$$
(3.35)

After some algebra we get the following result:

$$v_{o} = \left[\left(\frac{R_{6}(R_{3} + R_{5})}{R_{3}(R_{4} + R_{6})} \right) \left(\left(1 + \frac{R_{2}}{R_{1}} \right) + \left(\frac{R_{5}}{R_{3}} \right) \left(\frac{R_{2}}{R_{1}} \right) \right) \right] v_{i2} - \left[\left(\frac{R_{6}(R_{3} + R_{5})}{R_{3}(R_{4} + R_{6})} \right) \left(\frac{R_{2}}{R_{1}} \right) + \left(\frac{R_{5}}{R_{3}} \right) \left(1 + \frac{R_{2}}{R_{1}} \right) \right] v_{i1}$$

$$(3.36)$$

If we introduce the conditions R3=R4 and R5=R6, this equation simplifies to the required differential output

$$v_o = \left(\frac{R_5}{R_3}\right) \left(\frac{R_1 + 2R_2}{R_1}\right) (v_{i2} - v_{i1})$$
(3.37)

The important properties of this amplifier are:

- 1. The **input impedance is extremely large** and determined by the OPAMP. Therefore, it can be easily connected to a number of sensors regardless the type of sensor's output impedance.
- 2. The output voltage is sensitive to differential input voltage vid=vi1-vi2.
- 3. **Common-mode noise present at both terminals is rejected** by the differential nature of the topology. The ability to reject common-mode noise (electromagnetic interference present at both amplifier's inputs for

instance) by an amplifier is measured by the common-mode rejection ratio (CMRR) parameter, to be discussed in next sections.

ELEN-325. Part III.b

7.- Design examples.

Workout some additional examples: e.g. fig. P3.19, Sedra-Smith 1st edition.

8.- Filters and other non-conventional circuits.

Filters are used in electronics for the selection of information that is located in a specific frequency band. A popular structure is the so-called multiple feedback topology shown in figure 3.1b. Two feedback paths can be observed in this circuit, the first one due to Y4 and the second one due to Y5. Both feedback trajectories provide negative feedback, that makes the circuit is stable. The voltage gain of this structure can be found by solving the nodal equations at node vx and the OPAMP's inverting terminal. Those equations can be written as (find it!):



Fig. 3.1b. Mulitple feedback second-order filter.

$$\begin{bmatrix} Y_1 + Y_2 + Y_3 + Y_4 & -Y_3 & -Y_4 \\ -Y_3 & Y_3 + Y_5 & -Y_5 \end{bmatrix} \begin{bmatrix} v_x \\ v_- \\ v_o \end{bmatrix} = \begin{bmatrix} Y_1 v_{in} \\ 0 \end{bmatrix}$$
(3.1b)

Please write the equations and check the matrix (don't believe in professor's result!). Solving the system of equations we should be able to find the output voltage of the circuit. Notice that we are not writing any equation for the output node of the OPAMP, and we should not! The OPAMP output voltage is generated by a voltage controlled voltage source, where the current demanded by the elements connected to the OPAMP is provided by that element. For ideal OPAMPs, vo is controlled by the elements connected in feedback and the input voltage, and not by the elements connected at the OPAMP output! For the solution of the equations 3.1b make v_=0 since we have a virtual ground at the input of the OPAMP.

We might write these equations by inspection noticing that:

- 1. For the **first row we consider the nodal equation at node vx**. For the element 11 of the admittance matrix we have to consider all the admittances connected to vx; since vx is the first node we are considering. In fig. 3.1b, the elements connected to vx are Y1, Y2, Y3, and Y4.
- 2. The 12 element of the matrix is determined as the negative of the admittance between v and v-, since the second node considered in the admittance matrix is v-.
- 3. The element 13 is the negative of the element(s) connected between vx and vo, in this case -Y4.
- 4. For the **second row we considered the nodal equation at node v-**. Matrix term 21 is the negative of the admittance connected between v- and vx.
- 5. The element 22 is composed by all admittances connected to v- (the node under consideration).
- 6. Finally the matrix term 23 is the negative of the admittances connected between v- and vo.
- 7. For the right hand side of 3.1b, we considered the input voltage and the admittance connected between vin and vx.
- 8. Since we do not have any element connected between v- and vi the second term of the right hand side is zero.

Another approach for finding the transfer function is using the properties of linear circuits. Applying superposition, vx is a linear combination of vin and vo. Since the OPAMP inverting terminal is a virtual ground, computation of vx yields (check it!)

Jose Silva-Martinez

$$v_x = \frac{Y_1}{Y_1 + Y_2 + Y_3 + Y_4} v_{in} + \frac{Y_4}{Y_1 + Y_2 + Y_3 + Y_4} v_o$$
(3.2b)

Also, notice that vo is generated by Y5, Y3 and vx as

$$v_o = -\frac{Y_3}{Y_5} v_x \tag{3.3b}$$

Solving those equations, the voltage gain can be found as:

$$H(s) = \frac{v_o}{v_{in}} = \frac{-Y_1 Y_3}{Y_5 (Y_1 + Y_2 + Y_3 + Y_4) + Y_3 Y_4}$$
(3.4b)

Both methods are useful.

A Particular case of this circuit is the **Second order LOW-PASS transfer function.** Replacing some of the admittances in Fig. 3.1b by the resistors and capacitors shown below, the circuit behaves as a second order lowpass filter. From equation 3.4b it can be found that



Fig. 3.2b. Mulitple feedback Low-pass filter.

$$H(s) = \frac{-G_1 G_3}{s^2 C_5 C_2 + s C_5 (G_1 + G_3 + G_4) + G_3 G_4}$$
(3.5b)

The properties of this circuit are evident just analyzing the location of poles and zeros. There are two poles defined by the different components, and two zeroes at $\omega = \infty$ (why?). Therefore, the magnitude response will remain relatively flat until the frequency of the dominant poles if real poles are implemented. For frequencies above the first (dominant) pole, the magnitude response decreases monotonically with a roll-off of -20 dB/decade. Beyond the frequency of the second pole the roll-off becomes -40 dB/decade due to the effect of the second pole, as shown in the figure below.



Fig. 3.3b. Magnitude response for a second order transfer function with two real poles.

For better rejection of high frequency components usually the poles are located close to each other as shown in the dashed curve; in this case the high-frequency rolloff of the magnitude response is -40 dB/decade. For the design of a low-pass second order transfer it is more convenient to express equation 3.5b as

$$H(s) = -\left(\frac{G_1 G_3}{C_5 C_2}\right) \left(\frac{1}{s^2 + s \frac{(G_1 + G_3 + G_4)}{C_2} + \frac{G_3 G_4}{C_5 C_2}}\right)$$
(3.6b)

The poles of the system are determined by the denominator of the previous equation and can be obtained as

$$\omega_{P1,2} = -\left(\frac{G_1 + G_3 + G_4}{2C_2}\right) \left(1 \pm \sqrt{\frac{4\frac{G_3G_4}{C_5C_2}}{\left(\frac{G_1 + G_3 + G_4}{C_2}\right)^2}}\right) = -\left(\frac{G_1 + G_3 + G_4}{2C_2}\right) \left(1 \pm \sqrt{\frac{4G_3G_4\left(\frac{C_2}{C_5}\right)}{\left(G_1 + G_3 + G_4\right)^2}}\right)$$
(3.7b)

Selecting the proper values for the components, the poles can be real or complex conjugate; the conditions for these cases are the following:

$$\omega_{P1,2} = \begin{cases} Re \ al \ if \ \frac{4G_3G_4\left(\frac{C_2}{C_5}\right)}{(G_1 + G_3 + G_4)^2} \le 1 \\ Complex \ conjugated \ if \ \frac{4G_3G_4\left(\frac{C_2}{C_5}\right)}{(G_1 + G_3 + G_4)^2} > 1 \end{cases}$$
(3.8b)

The phase response is also important for the full characterization of the low-pass filter. The inverting filter configuration has a phase shift of -180 degrees at very low frequencies; this can be verified on the original transfer function, equation 3.6b, evaluating it at s=0. Each pole introduces a phase shift of -45 degrees around its pole

frequency, as discussed in previous sections. If the poles are far away from each other, the phase response looks like the one depicted by the solid line in the following phase plot.



Fig. 3.4b. Phase response for an inverting second-order transfer function.

If the system have the two poles close to ω_{P1} , then the system's phase response presents a roll-off of -90 degrees/decade around ω_{P1} , due to phase contribution of two poles, as shown in the dashed plot.

The following design example will be discussed in class:

Lowpass filter design: DC GAIN = 20 dB, $\omega_{p1}=\omega_{p2}=100$ Krad/sec. The design equations are obtained from the desired filter's transfer function as follows:

$$H(s) = -\left(\frac{10\omega_{1}^{2}}{(s + \omega_{P1})(s + \omega_{P1})}\right) = -\left(\frac{10\omega_{P1}^{2}}{s + 2\omega_{P1}s + \omega_{P1}^{2}}\right)$$

Note that the numerator $10\omega_{P1}^2$ is needed to obtain the desired DC voltage gain. Equation the terms of this equation with the ones of equation 3.6b, the design conditions are obtained

$$\begin{array}{l} R_4/R_1 = 10 \\ (10^5)^2 = 1/(R_3R_4C_2C_5) \\ 2(10^5) = (1/R_1 + 1/R_3 + 1/R_4)/C_2 \end{array}$$

Lets design the filter based on power consumption considerations. To avoid the use of very small resistors, which implies very large currents and more power consumption, lets fix the smaller resistor to $R_1=10 \text{ k}\Omega$ and to use $R_3=R_4$. Hence:

 $R_3 = R_4 = 100 \text{ k}\Omega$ $C_2 C_5 = 1/(10^{10} \text{x} 10^{10}) = 10^{-20}$ $C_2 = (1.2 \text{x} 10^{-4})/(2 \text{x} 10^5) = 0.6 \text{x} 10^{-9}$

Then $C_5 = 10^{-20}/0.6 \times 10^{-9} = 16.6 \times 10^{-12}$. The final design is shown below. The circuit has been simulated in PSPICE, the magnitude and phase response are also shown.



Component values for the LOWPASS filter



Relationship between frequency domain and time domain. In many cases we are more interested into seee the response of the circuit in time domain; e.g. impulse and/or pulse response. An approach for the anaylisis of a circuit

in time domain is to write the nodal or mesh equations in time domain using the integro-differential equations for capacitors and inductors. Another approach is to obtain the transfer function in the frequency domain as in the previous examples and to convert it into a differential equation by using the properties of the laplace transform. Among many other properties of the laplace transform, one of the fundamental ones is the following:

$$\ell \left(\sum_{i=0}^{N} a_i \left(s^i x \right) \right) = \sum_{i=0}^{N} a_i \frac{d^i x(t)}{dt^i}$$
(3.9b)

This property of the laplace transform is used for the conversion of rationale linear functions in the s-domain to the differential equation in the t-domain. To illustrate its use, let us consider the following s-domain (frequency domain) lowpass transfer function:

$$\frac{v_o(s)}{v_{in}(s)} = \frac{-a_0}{s^2 + b_1 s + b_0}$$
(3.10b)

It can also be re-writeen as

$$(s^{2}+b_{1}s+b_{0})v_{o}(s) = -a_{0}v_{in}(s)$$
 (3.11b)

if the laplace transform is applied to both sides of this equation, the time-domain equivalent is obtained leading to the following second-order differential equation

$$\frac{d^2}{dt^2}(v_o(t)) + b_1 \frac{d}{dt}(v_o(t)) + b_0 v_o(t) = -a_0 v_{in}(t)$$
(3.12b)

The next step is to solve this equation taking into account the type of input signal; e.g. impulse response, pulse response or even sinusoidal input response. It is not the purpose of this chapter to discuss the time domain analysis, and the student should be referred to more specialized books for detailed analysis and more examples.

Bandpass transfer function. Very often the information to b processed is within a given pass band, hence lowpass and high pass filtering might not be the most efficient approach for signal detection. A bandpass filter is more suitable for this purpose; it can be obtained if in addition to the two poles of the lowpas transfer function, one of the zeros is located at low frequency and the other one at very high frequencies. These zeros can be easily implemented if they are located at $\omega = 0$ and $\omega = \infty$, respectively. If the general multiple feedback transfer function, equation 3.4b, is considered the zero at low frequencies is generated if one of the two elements Y1 or Y3 is replaced by a capacitor while the other one is a conductance, respectively. A suitable option for filter realization is shown in the following figure. The analysis of this circuit is similar to the one used for the lowpass filter; the transfer function is



Fig. 3.5b. Mulitple feedback band-pass filter.

$$H(s) = \frac{-sG_1C_3}{s^2C_3C_4 + sG_5(C_3 + C_4) + (G_1 + G_2)G_5} = -\left(\frac{G_1}{C_4}\right) \left(\frac{s}{s^2 + s\frac{G_5(C_3 + C_4)}{C_3C_4} + \frac{(G_1 + G_2)G_5}{C_3C_4}}\right)$$
(3.13b)

The resulting transfer function has two zeros, one at DC and the other one (phantom) at $\omega = \infty$. If the poles are at the same frequency, the magnitude and phase responses can be approximated by piece wise linear functions as depicted in the following plots.



Fig. 3.6b. Magnitude and phase response of a second order bandpass transfer function.

Exercise: Design a Bandpass filter with both poles at 50 MHz and peak gain of 0 dB. Do it!

10.- Partial positive feedback.

10.1 Resistive amplifiers with partial positive feedback. Partial positive feedback can also be used for the implementation of demanding applications. For instance, negative resistors have to be used for the design of voltage controlled oscillators to cancel the effects of resistors lumped to inductors and capacitors (resistive losses). In partial positive feedback circuits, both terminals inverting and non-inverting are embedded in feedback loops; an example is the circuit shown in Fig. 3.7b. The voltage at the positive terminal is a sample of the output voltage vo, and then it can be found that



Fig. 3.7b. Resistive amplifier with negative and positive feedback

$$v_x = \frac{R_3}{R_3 + R_4} v_o \tag{3.14b}$$

The output voltage is composed by the contribution of vi (inverting amplifier with a voltage gain =-R2/R1) and vx(non-inverting amplifier given by (1+R2/R1)vx. Hence, the output voltage can be obtained as:

Jose Silva-Martinez

$$v_{o} = \left(1 + \frac{R_{2}}{R_{1}}\right) v_{x} - \left(\frac{R_{2}}{R_{1}}\right) v_{i} = \left(\frac{R_{3}}{R_{3} + R_{4}}\right) \left(1 + \frac{R_{2}}{R_{1}}\right) v_{o} - \left(\frac{R_{2}}{R_{1}}\right) v_{i}$$
(3.15b)

The solution of this expression for output voltage yields;

$$\mathbf{v}_{o} = -\left(\frac{\frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}}{1 - \left(\frac{\mathbf{R}_{3}}{\mathbf{R}_{1}}\right)\left(\frac{\mathbf{R}_{1} + \mathbf{R}_{2}}{\mathbf{R}_{3} + \mathbf{R}_{4}}\right)}\right)\mathbf{v}_{i}$$
(3.16b)

The positive feedback is reflected in the negative term of the denominator. The voltage gain can be further increased if $R_3(R_1+R_2)/(R_1(R_3+R_4))$ is close to unity. Notice that the gain can potentially be infinite. This situation is undesirable because a small variation in any of the components has a huge impact on the overall voltage gain; these variations could be due to temperature variations or aging of the components. Thus, if positive feedback is used, be sure that negative feedback is dominant and that variations on components do not drastically affects circuit's performances.

Realization of negative impedances.

The circuit shown below uses partial positive feedback as well since the R4 links the output voltage and the noninverting terminal. To understand the operation of the circuit, let us find the voltage at the non-inverting terminal. Applying superposition, vx is composed by the contribution of vi and vo. The first component can be obtained by considering vi, and grounding vo; this can be done because the output of the OPAMP is a low-impedance node, and vo is defined by the voltages applied at the OPAMP inputs. The second component is obtained by considering vo and grounding vi, then



3.8b. Amplifier with partial positive feedback.

$$v_{x} = \frac{R_{4} ||Z}{R_{3} + R_{4} ||Z} v_{i} + \frac{R_{3} ||Z}{R_{3} ||Z + R_{4}} v_{o}$$
(3.17b)

Once this voltage is obtained, the output voltage can be easily determined, because

$$v_{o} = \left(1 + \frac{R_{2}}{R_{1}}\right) v_{x} = \left(1 + \frac{R_{2}}{R_{1}}\right) \left(\frac{R_{4} \parallel Z}{R_{3} + R_{4} \parallel Z} v_{i} + \frac{R_{3} \parallel Z}{R_{3} \parallel Z + R_{4}} v_{o}\right)$$
(3.18b)

After some algebra we can find the overall transfer function as

$$\frac{v_o}{v_i} = \frac{\left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_4 \parallel Z}{R_3 + R_4 \parallel Z}\right)}{1 - \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_3 \parallel Z}{R_3 \parallel Z + R_4}\right)}$$
(3.19b)

Once again, the positive feedback is reflected in the negative term of the denominator. An important special case is when R1=R2 and R3=R4; the previous equations can be simplified as follows:

$$\frac{v_o}{v_i} = \frac{2(R_3 || Z)}{R_3 - (R_3 || Z)} = \frac{2Z}{R_3}$$
(3.20b)

Therefore, the circuit behaves as a non-inverting amplifier. The most interesting properties of this circuit are associated with the input impedance. From 3.17b, it is obtained for the case R1=R2 and R3=R4 that

$$v_{x} = \left(\frac{Z}{R_{3} + 2Z}\right) \left(v_{i} + v_{o}\right) = \left(\frac{Z}{R_{3} + 2Z}\right) \left(1 + \frac{2Z}{R_{3}}\right) v_{i} = \left(\frac{Z}{R_{3}}\right) v_{i}$$
(3.21b)

Therefore the current flowing throughout Z can now be obtained as

$$i_Z = \frac{v_x}{Z} = \frac{v_i}{R_3} \tag{3.22b}$$

As can be noticed in this result, the current flowing through Z is determined by R3; this current is independent of Z. Therefore, this circuit can be considered as a voltage controlled current source; the current is controlled by the input voltage and the resistors R3=R4, and this current is forced to flow through Z. On the other hand, the impedance at the input port is determined as follows (please work out the following expression).

$$Z_{i} = \frac{v_{i}}{i_{i}} = \frac{R_{3}^{2}}{R_{3} - Z}$$
(3.23b)

For Z<R3 the input impedance is positive, and negative for Z > R3.

A useful circuit often used in filter's design is the negative impedance converter. The circuit, shown in Fig. 3.9b, is a variation of the schematic depicted in Fig. 3.8b. The input voltage is applied to the non-inverting terminal, and the output voltage vo is given by $(1+R2/R1)v_i$. The input current i_i is computed as (vi-vo)/Z, leading to the result given in expression 3.24b.



Fig. 3.9b. Negative impedance converter.

$$Z_i = \frac{v_i}{i_i} = \frac{v_i}{v_i - v_o} Z = -\left(\frac{R_1}{R_2}\right) Z$$
(3.24b)

Therefore, the equivalent impedance is negative. A negative impedance means that, contrary to the case of a positive impedance, the circuit delivers current when positive signals are applied. The reason for this behavior is that the OPAMP altogether with R1 and R2 amplify the input and the output voltage is greater or equal than vi. Hence positive vi generates vo > vi; since Z is connected between them it generates a current that flows from vo to vi. Think about the following questions:

What is the meaning of negative impedance? Difference between positive and negative impedance?

10.2. Sallen & Key Filter. Positive feedback has been use for the design of filters for long time. The filter based on finite gain amplifier uses 5 admittances and an amplifier with finite gain K. Since the amplifier is a non-inverting structure, the feedback produced by Y2 is positive leading to a filter with partial positive feedback. By following the analysis procedure used for the multiple feedback filters, the transfer function can be obtained by written the admittance matrix as follows:



Fig. 3.10b. Sallen and Key second-Order filter.

$$\begin{bmatrix} y_1 + y_2 + y_3 + y_5 & -y_3 & -y_2 \\ -y_3 & y_3 + y_4 & -0 \\ -0 & -K & 1 \end{bmatrix} \begin{bmatrix} v_x \\ v_y \\ v_0 \end{bmatrix} = \begin{bmatrix} y_1 v_{in} \\ 0 \\ 0 \end{bmatrix}$$
(3.25b)

The first two rows correspond to the nodal equations of nodes vx and vy, respectively. The third row corresponds to the finite amplifier gain given by vo=Kvy. The solution of this system leads to the following filter's transfer function:

Jose Silva-Martinez

$$H(s) = \frac{y_1 y_3 K}{(y_1 + y_2 + y_5)(y_3 + y_4) + y_3(y_4 - y_2 K)}$$
(3.26b)

Selecting the proper elements lowpass, bandpass and highpass filters can be designed. These especial cases are:

• Selecting Y1 and Y3 as conductances, and Y2 and Y4 as capacitive admittances, the resulting transfer function leads to a lowpass transfer function. Even more, Y5 might be removed in this case; the resulting filter is shown in the figure below. Equation 3.27b show the transfer function.



Fig. 3.11b. Second order Sallen and Key Filter. Notice that tthis filter uses partial positive feedback

$$H(s) = \frac{K\left(\frac{1}{R_1R_2C_1C_2}\right)}{s^2 + s\left(\frac{1}{R_1C_1} + \frac{1}{R_2C_1} + \frac{1}{R_2C_2}(1-K)\right) + \frac{1}{R_1R_2C_1C_2}}$$
(3.27b)

Similarly it can be shown that

- Y1 and Y4 conductances, and Y3 and Y5 capacitors lead to a bandpass transfer function.
- Y2 and Y4 conductances, and Y1 and Y2 capacitors lead to a high-pass transfer function.

Find yourself the resulting circuits! You may find one of these topologies in the first midterm.

11. Practical Limitations of the Operational Amplifiers. First at all, we must recognize that practical OPAMP are not even close to the ideal model: infinite input impedance, infinite gain, infinite bandwidth, and unlimited output current capability. Those parameters depends on the topology used (array of transistors, resistors and capacitors, technology used and power consumption); there are tons of different OPAMPs offered by different vendors; eg. Texas Instruments, Fairchild, National Semiconductor, etc. Although the origin of those limitations are not discussed in this course, the effects of on the overall transfer function of these parameters are briefly discussed in this section.

A more realistic OPAMP macromodel is depicted in the following schematic.



Figure 3.12b. Macromodel for the OPAMP.

Some values for comercially available OPAMPs are: $Zi = 1M\Omega$, $r_0=10\Omega$, and $Av=10^5$. These parameters introduce errors in the transfer function. Usually it is cumbersome to obtain the final results, and it is difficult to evaluate

system degradation especially for complex circuits. Here we obtain some results for a single inverting amplifier but most of the conclusins for this circuit are also valid for complex circuits. Let us consider the circuit shown in Figure 3.13b; we are considering the finite input impedance of the OPAMP Z_i and the input impedance of the stage driven by the OPAMP. Using the macrodel of Fig. 3.12b with $r_0=0$, the equivalent circuit can be obtained as depicted in Figure 3.13 (b). The transfer function can be obtained if the nodal equation at node v_c is written; notice that nodal equation at the OPAMP output can not be written becausevo is controlled by the voltage dependent voltage source ($v_0=A_v(v_t-v_c)$). The current demanded by Z_F and Z_L is provided by the ideal voltage source. Solving the fundamental equation ($i_1=i_1+i_0$) the circuit's transfer function yields,



Fig. 3.13b. a) Inverting amplifier with OPAMP input impedance Z_i and load impedance Z_L , and b) equivalent circuit with $r_0=0$.

$$H(s) = -\left(\frac{Z_F}{Z_i}\right) \left(\frac{1}{1 + \frac{(Z_F/Z_1) + (Z_F/Z_i)}{A_v}}\right)$$
(3.29b)

The effect of the finite DC gain and finite input impedance on the inverting amplifier can be better appreciated if the error function is considered; from equation 3.29b it follows that

$$H(s) = -\left(\frac{Z_F}{Z_i}\right)\left(\frac{1}{1+\xi}\right) \cong -\left(\frac{Z_F}{Z_i}\right)(1-\xi)$$
(3.30b)

where the error function ξ is defined as

$$\xi(s) = \frac{(Z_F/Z_1) + (Z_F/Z_i)}{A_v} = \left(\frac{1}{A_v}\right) \left(\frac{Z_F}{Z_1 \| Z_i}\right)$$
(3.31b)

If the OPAMP DC gain is limited, the assumption of virtual ground is not longer valid since any output voltage variation generates a finite variation on the differential input signal given by v_0/Av . The smaller the OPAMP gain the larger the voltage variations at the OPAMP input are; hence the error should be inversely proportional to A_v . The voltage variations on the non-inverting terminal lead to current errors: firstly the input current is given by $(v_i-v_-)/Z_1$ hence an error proportional to Z_1 ($i_{error1} = -v_-/Z_1$) is introduced; Secondly, the OPAMP input impedance takes part of the current generated by Z_1 , leading to a second current error given by $i_{error2} = v_-/Z_1$. These current errors are converted into voltage errors by the feedback resistor R_F , and are evident in equation 3.31b.

Notice that even if the OPAMP input impedance is infinite, a gain error due proportional to the ideal gain Z_F/Z_1 is present. For a given OPAMP open-loop gain Av, the larger the closed-loop amplifier's gain the larger the error is. The error that can be tolerated depends on the applications; notice that to kept the error below 1 % for instance it is required to satisfy

Jose Silva-Martinez

$$\xi(s) = \left(\frac{1}{A_v}\right) \left(\frac{Z_F}{Z_1 \| Z_i}\right) < 0.01$$
(3.32b)

For instance if Zi=1 M Ω , and voltage gain of -10, the voltage gain needed depends on the absolute values of the resistors used, as shown in table below

Z_F/Z_i	A _V
100/10	> 1000
10k/1k	> 1001
1M/100k	>1100
10M/1M	>2000

Notice that the errors are important when the input impedance Z1 is comparable with the OPAMP input impedance Zi. Another important limiting factor is of course the desired amplifier gain ZF/Zi. Notice that 3.31b can also be re-written as

$$\xi(s) = \left(\frac{1}{A_{\nu}}\right) \left(\frac{Z_F}{Z_1}\right) \left(\frac{Z_1 + Z_i}{Z_i}\right)$$
(3.33b)

Effects of the OPAMP Finite bandwidth. Unfortunately the OPAMP bandwidth is very limited; believe or not, the bandwidth of the 741 is around 6 Hz only while he open-loop DC gain is around $2x10^{5}$ V/V. The product of the open-loop DC gain and bandwidth is defined as OPAMP's Gain-BandWidth product GBW. For the OPAMP 741, GBW~1.2 MHz. These parameters are illustrated in the following plot



Fig. 3.14b. Typical open-loop magnitude response of an OPAMP

The OPAMP open-loop voltage gain can be modeled by a finite DC gain and a low-frequency pole as

$$A_V(s) = \frac{A_{DC}}{1 + \frac{s}{\omega_P}}$$
(3.34b)

Notice that GBW= $A_{DC}x\omega_P$; it is also known as the unity gain frequency ω_u . This frequency is important because it defines the upper limit for the operation of the OPAMP: beyond this frequency the OPAMP is not longer an amplifier but an attenuator. That does not mean that you can always use the OPAMP until ω_u ! Usually the useful frequency range is well below this limit. We learn in the previous discussion that an error is introduced if the open-

loop gain of the OPAMP is finite. For the inverting configuration, the error determined by equation 3.33b. If Av is frequency dependent, then using 3.34b we can obtain a general form for the error function including the effects of the finite OPAMP bandwidth as shown in the following expression:

$$\xi(s) = \left[\left(\frac{1}{A_{DC}} \right) \left(\frac{Z_F}{Z_1} \right) \left(\frac{Z_1 + Z_i}{Z_i} \right) \right] \left(1 + \frac{s}{\omega_P} \right)$$
(3.33b)

Therefore, the pole of the OPAMP leads to a zero for the error transfer function as shown below. Therefore, the higher the bandwidth the larger the error is.



Fig. 3.15b. OPAMP open-loop magnitude response and error response for an inverting amplifier.

For the example discussed on the previous section we have: $ADC=10^5 v/v$, $Z_F/Z_1=10$, $Zi=1M\Omega$ then it follows:

Z_1/Z_i	ω/ω _P	error
0.001	0.01	~ 10 ⁻⁴
0.001	1	$\sim 1.4 \times 10^{-4}$
0.001	10	~10 ⁻³
0.001	100	~10 ⁻²
0.001	1000	~10 ⁻¹
0.01	100	~10 ⁻²
0.1	100	~10 ⁻²
1	100	$\sim 2 \times 10^{-2}$

Notice that the error increases further for high frequency applications. This is a result of the limited bandwidth of the OPAMP; we have to remember that the open-loop voltage gain reduces proportional to the frequency. The error is less than 1 % if and only if the frequency of the applied signal is below 100 times the OPAMP pole's frequency. For the OPAMP 741; $f_P=6$ Hz; hence the signal's frequency has to be less than 600 Hz for an ideal amplification factor of -10.

The effects of the OPAMP finite input impedance are not very relevant if the used impedances Z1 and ZF are lesser than Zi/10.

- Slew-rate limitations: will be discussed in class.
- Common-mode signals: will be discussed in class.







The World Leader in High-Performance Signal Processing Solutions



Data Conversion Fundamentals

Analog-Digital Converters





The World Leader in High-Performance Signal Processing Solutions



Introduction to A/D Converters



A/D Converter (ADC) Introduction

A/D Fundamentals

- Sampling
- Quantization

Factors Affecting A/D Converter Performance

- Static Performance
- Dynamic Performance

ADC Architectures

- SAR ADCs
- Pipelined ADCs
- Flash Type ADC
- Sigma-Delta ADCs

High Speed ADC Application Considerations


The Measurement & Control Loop







"REAL WORLD" SAMPLED DATA SYSTEMS CONSIST OF ADCs and DACs





What is an Analog-Digital Converter?



- Produces a Digital Output Corresponding to the Value of the Signal Applied to Its Input Relative to a Reference Voltage
- Finite Number of Discrete Values : 2^N Resulting in Quantization Uncertainty
- Changes Continuous Time Signal into Discrete Time Sampled Representation
- Sampling and Quantization Impose Fundamental yet Predictable Limitations



The second secon

Sampling Process

- Representing a <u>continuous time domain</u> signal at <u>discrete and</u> <u>uniform</u> time intervals
- Determines <u>maximum bandwidth</u> of sampled (ADC) or reconstructed (DAC) signal (<u>Nyquist Criteria</u>)
- Frequency Domain- "<u>Aliasing</u>" for an ADC and "<u>Images</u>" for a DAC





Quantization Process

- Quantization Process
 - Representing an <u>analog signal</u> having <u>infinite</u> resolution with a digital word having <u>finite</u> resolution
 - Determines <u>Maximum Achievable Dynamic Range</u>
 - Results in <u>Quantization Error/Noise</u>





Conversion Relationship for an Ideal A/D Converter





Quantization Noise









- The RMS value of the quantization noise sawtooth is its peak value, q÷2, divided by √3, or q ÷ √12
- For Sine Wave Full Scale RMS Value is $2^{(N-1)}/\sqrt{2}$
- For Saw Tooth Quantization Error Signal RMS Value is $q / \sqrt{12}$
- Thus S/N is 1.225 x 2^N
- Expressed in dB as 1.76 + 6.02N, where N is the resolution of the A/D converter







- If the quantization noise is uncorrelated with the frequency of the AC input signal, the noise will be spread evenly over the Nyquist bandwidth of F₂/2.
- If, however the input signal is locked to a sub-multiple of the sampling frequency, the quantization noise will no longer appear uniform, but as harmonics of the fundamental frequency



ADC Resolution vs. Quantization Parameters

Resolution, Bits (n)	2 ⁿ	LSB, mV (2.5V FS)	% Full Scale	ppm Full Scale	dB Full Scale
8	256	9.77	0.391	3906	-48.0
10	1024	2.44	0.098	977	-60.0
12	4096	0.610	0.024	244	-72.0
14	16,384	0.153	0.006	61	-84.0
16	65,536	0.038	0.0015	15	-96.0
18	262,164	0.0095	0.00038	3.8	-108.0





Input

ov



Unipolar and Bipolar Converter Codes





Factors Affecting A/D Converter Performance - Offset And Gain for Unipolar Ranges





Factors Affecting A/D Converter Performance - Offset And Gain for Bipolar Ranges





DC Specifications (Ideal)

- Ideal ADC code transitions are exactly 1 LSB apart.
- For an N-bit ADC, there are 2^N codes. (1 LSB = FS/ 2^N)
- For this 3-bit ADC, 1 LSB = (1V/2³ = 1/8th)
- Each "step" is centered on an eighth of full scale





DC Specifications (DNL)

- Differential Non-Linearity (DNL) is the deviation of an actual code width from the ideal 1 LSB code width
- Results in narrow or wider code widths than ideal and can result in missing codes
- Results in additive noise/spurs beyond the effects of quantization





DC Specifications (DNL)

- DNL error is measured in lsbs.
- A given ADC will have a typical DNL pattern.
- These patterns will also have an element of randomness to them.



Figure 13. Typical DNL



DC Specifications (INL)

- Integral Non-Linearity (INL) is the deviation of an actual code transition point from its ideal position on a straight line drawn between the end points of the transfer function.
- INL is calculated after offset and gain errors are removed
- Results in additive harmonics and spurs





DC Specifications (INL)

Some typical INL patterns •



Figure 12. Typical INL



Figure 5. Typical INL



QUANTIFYING ADC DYNAMIC (AC) PERFORMANCE

- Harmonic Distortion
- Worst Harmonic
- Total Harmonic Distortion (THD)
- Total Harmonic Distortion Plus Noise (THD + N)
- Signal-to-Noise-and-Distortion Ratio (SINAD, or S/N +D)
- Effective Number of Bits (ENOB)
- Signal-to-Noise Ratio (SNR)
- Analog Bandwidth (Full-Power, Small-Signal)
- Spurious Free Dynamic Range (SFDR)
- Two-Tone Intermodulation Distortion
- Noise Power Ratio (NPR) or Multitone Power Ratio (MPR)





Dynamic Testing of A/D Converters



A Fast Fourier Transform (FFT) Analyzer is used to measure dynamic performance



Fast Fourier Transform converts

this....





An M-Point FFT



The Effective Noise Floor of an M-Point FFT Is Less Than The RMS Value of the Quantization Noise





Actual FFT Plot for AD7484, 14-Bit SAR ADC Sampling at 3MHz





Nyquist Bandwidth & Aliasing

- 2 Signals that are Mixed Together Produce Sum and Difference Frequency Components
- Nyquist Theory Stipulates that the Signal Frequency, F_{SIGNAL} must be \leq to $\frac{1}{2}$ $F_{SAMPLING}$ to Prevent a Condition Known As "Aliasing", in which the Difference Component Appears Within the Signal Bandwidth of Interest



The Nyquist Bandwidth & Aliasing $(F_{SIGNAL} \leq \frac{1}{2} F_{SAMPLING})$



The Signal Frequency Is < 1/2 the Sampling Frequency and So the Sum and Difference Components Fall Outside (Beyond) the Signal Passband





The Nyquist Bandwidth & Aliasing $(F_{SIGNAL} \ge \frac{1}{2} F_{SAMPLING})$



The Signal Frequency Is > 1/2 (approx 2/3) the Sampling Frequency. An "Alias" or False Image is Thus Created that Falls Within the Passband of Interest.



SINAD, ENOB, and SNR

SINAD (Signal-to-Noise-and-Distortion Ratio)

- The ratio of the rms signal amplitude to the mean value of the root-sum-squares (RSS) of all other spectral components, including harmonics, but excluding dc
- ENOB (Effective Number of Bits)

$$ENOB = \frac{SINAD - 1.76dB}{6.02}$$

- SNR (Signal-to-Noise Ratio, or Signal-to-Noise Ratio Without Harmonics)
 - The ratio of the rms signal amplitude to the mean value of the root-sum-squares (RSS) of all other spectral components, excluding the first five harmonics and dc





SFDR, THD, and SNR



ANALOG DEVICES ADC LARGE SIGNAL (OR FULL POWER) BANDWIDTH

- Full-power bandwidth is defined as the input frequency where the fundamental in an FFT of the output, rolls off to its 3 dB point
- ADC's SHA generally determines the FPBW
 - FPBW often limited by slew rate of the internal circuitry.
 - May not be compatible with the converter's maximum operating rate
 - Ideally f_{FPBW} >> f_s / 2
 - Many High Speed Converters have f_{FPBW} < f_s / 2
 - Use as a "prerequisite" specification for comparing ADC's IF undersampling capabilities. But need to consider distortion as well.





Successive Approximation ADC

"Recursive" One-Bit Sub-Ranging Architecture





Successive Approximation ADC



start on next conversion



How a Successive Approximation A/D Converter Works

- Rising/Falling Edge of Convert Start Pulse Resets Logic
- Falling/Rising Edge Begins Conversion Process
- Bit Comparisons Made on Each Clock Edge
- Conversion Time Equals Number of Comparisons (Resolution) Times Clock Period
- The Accuracy of Conversion Depends on the DAC Linearity and Comparator Noise



How Successive Approximation Works

EXAMPLE : ANALOG INPUT = 6.428V, REFERENCE = 10.000V





Successive Approximation ADC

Advantages to SAR A/D converters

Low Power (12-bit/1.5 MSPS ADC: 1.7 mW)

Higher resolutions (16-bit/1 MSPS)

Small Die Area and Low Cost

No pipeline delay

Tradeoffs to SAR A/D converters

Lower sampling rates

Typical Applications

Instrumentation

Industrial control

Data acquisition



Pipelined Sub-ranging ADC

- Conversion divided into discrete stages thus causing pipeline delay
 - 1st Stage ADC is 6-bit FLASH
 - 2nd Stage ADC is 7-bit Flash
 - Total resolution is 12 bits (one bit used for error correction)




Pipelined Sub-ranging ADC





Pipelined Sub-ranging ADC

Advantages to Pipelined Sub-ranging A/D converters

•Higher resolutions at high-speeds (14-bits/105 MSPS)

Digitize wideband inputs

Tradeoffs to pipelined sub-ranging A/D converters

•Higher power dissipation

Larger die size

Typical Applications

- Communications
- Medical imaging
- •Radar



Flash or Parallel ADC

- 2N-1 comparators form the digitizer array, where N is the ADC resolution
 Analog input is applied to one side of the comparator array, a 1 lsb reference ladder voltage is applied to the other inputs.
- The comparator array is clocked simultaneously and decides in parallel.
- Output logic converts from thermometer code to binary





Flash or Parallel ADC

Advantages to Flash A/D converters

Fastest conversion times (up to 1 GSPS)

Low data latency

Tradeoffs to Flash A/D converters

Higher power consumption

High capacitive input is difficult to drive

Typical Applications

Video digitization

High-speed data acquisition



FIRST-ORDER SIGMA-DELTA ADC



OVERSAMPLING, DIGITAL FILTERING, NOISE SHAPING, AND DECIMATION



DEFINITION OF "NOISE-FREE" CODE RESOLUTION



= EFFECTIVE RESOLUTION – 2.72 BITS



SIGMA-DELTA ADCs

Advantages to Sigma-Delta A/D converters

•High resolutions and accuracy (24-bits)

Excellent DNL and INL performance

Noise shaping capability

Tradeoffs in Sigma-Delta A/D converters

·Limited input bandwidth

Slower sampling rates

Typical Applications

Precision data acquisition and measurement

Medical instrumentation



High Speed ADC Time Domain Specifications Considerations

- Aperture Jitter and Delay
- ADC Pipeline Delay
- Duty Cycle Sensitivity
- DNL Effects





- Jitter:
 - Most systems assume the signal is sampled uniformly
 - Clock noise leads to non-uniform sampling (*i.e.* jitter)



Jitter leads to SNR degradation for high frequency inputs:

 $2\pi f_a T_j V_p < V_{LSB}$









The the second of the second o

EFFECTIVE APERTURE DELAY TIME

- Typically not an issue in frequency domain applications
- May vary slightly among devices of same product due to variations in SHA bandwidth and CLK prop. delays





ADC LATENCY OR PIPELINE DELAY

- Many High Speed ADC's, such as subranging types, use pipeline architectures to:
 - Reduce chip size, and power consumption
 - Allows multiple samples to be converted simultaneously in ADC
 - Results in fixed delay between Sampled Input and corresponding digital output.





ADC DUTY CYCLE SENSITIVITY

- High Speed ADCs are often sensitive to duty cycle of the **CLK** input
 - CLK oscillators are usually specified as 40/60 or 45/55
 - **Digital Specifications of** datasheet provide a minimum CLK HIGH/LOW period (nsec) to achieve rated performance.
 - Some datasheets show SNR/THD graphs as a function of duty cycle
 - Note, ADC also has minimum specified sample rate



TPC 15. SINAD/SFDR vs. Duty Cycle @ FIN=20 MHz



DNL ERRORS LIMIT IDEAL NOISE AND SPUR FLOOR PERFORMANCE

- Ideal ADC code transitions are exactly 1 LSB apart. DNL is the deviation from this value.
- Results in <u>additive noise/spurs</u> beyond the effects of quantization
- Limits <u>ultimate</u> achievable SNR and low level signal SFDR performance
 - **<u>Predictable</u>** for a given device once error transfer function is known.
 - DNL error pattern varies among devices of a given product
- <u>Dynamic correction techniques</u> include adding "dither" or element shuffling



Example : AD9433 SFDR







Example : AD9433 SFDR





Example of Data Sheet Specifications for AD9430 ADC

AD9430-SPECIFICATIONS

DC SPECIFICATIONS (AVDD = 3.3 V, DRVDD = 3.3 V; $T_{MIN} = -40^{\circ}$ C, $T_{MAX} = +85^{\circ}$ C, $f_{IN} = -0.5$ dBFS, Internal Reference, LVDS Output Mode, unless otherwise noted.)

Parameter	Temp	Test Level	Min	AD9430BSV-1 Typ	70 Max	Unit
RESOLUTION				12		Bits
ACCURACY No Missing Codes Offset Error Gain Error Differential Nonlinearity (DNL) Integral Nonlinearity (INL)	Full 25°C 25°C 25°C Full 25°C Full	VI I I VI I VI	$ \begin{array}{r} -3 \\ -5 \\ -1 \\ -1 \\ -1.5 \\ -1.5 \\ -1.5 \\ \end{array} $	Guaranteed ±0.3 ±0.3 ±0.5 ±0.5	d +3 +5 +1 +1.5 +1.5 +1.5 +2.25	mV % FS LSB LSB LSB LSB
TEMPERATURE DRIFT Offset Error Gain Error Reference Out (VREF)	Full Full Full	V V V		58 0.02 +0.12/-0.2	4	μV/°C %/°C mV/°C
REFERENCE Reference Out (VREF) Output Current ¹ I _{VREF} Input Current ² I _{SENSE} Input Current ²	25°C 25°C 25°C 25°C	I IV I I	1.15	1.235 1.6	1.3 3.0 20 5.0	V mA µA mA
ANALOG INPUTS (VIN+, VIN–) ³ Differential Input Voltage Range (S5 = GND) Differential Input Voltage Range (S5 = AVDD) Input Common-Mode Voltage Input Resistance Input Capacitance	Full Full Full Full 25°C	V V VI VI V	2.65 2.2	1.536 0.766 2.8 3 5	2.9 3.3	V V V kΩ pF



Example of Data Sheet Specifications for AD7476 ADC

AD7476/AD7477/AD7478 AD7476—SPECIFICATIONS¹ (A Version: $V_{DD} = 2.7$ V to 5.25 V, $f_{SCLK} = 20$ MHz, $f_{SAMPLE} = 1$ MSPS unless otherwise noted;

S and B Versions: $V_{DD} = 2.35$ V to 5.25 V, $f_{SCLK} = 12$ MHz, $f_{SAMPLE} = 600$ kSPS unless otherwise noted; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

69 70 70 -78	dB min dB min dB min	$f_{IN} = 100 \text{ kHz}$ Sine Wave $T_A = 25^{\circ}\text{C}$
69 70 70 -78	dB min dB min dB min	$T_A = 25^{\circ}C$
70 70 -78	dB min	$T_A = 25^{\circ}C$
70 -78	dB min	
-78		1945 1 0 (1967) 193
	dB typ	
-80	dB typ	
-78	dB typ	fa = 103.5 kHz, fb = 113.5 kHz
-78	dB typ	fa = 103.5 kHz, fb = 113.5 kHz
10	ns typ	
30	ps typ	
6.5	MHz typ	@ 3 dB
		S, B Versions, $V_{DD} = (2.35 \text{ V to } 3.6 \text{ V})^4$; A Version, $V_{DD} = (2.7 \text{ V to } 3.6 \text{ V})$
12	Bits	55 S S S S S S S S S S S S S S S S S S
+1.5	LSB max	
± 0.6	LSB typ	
1.5 -0.9/+1.5	LSB max	Guaranteed No Missed Codes to 12 Bits
± 0.75	LSB typ	
±2	LSB max	
	LSB typ	
+2	LSB max	
	LSB typ	
	23.00	
0 to Vpp	V	
±1	uA max	
30	pF typ	
	$\begin{array}{c} -80 \\ -78 \\ -78 \\ 10 \\ 30 \\ 6.5 \end{array}$ 1.5 $\begin{array}{c} 12 \\ \pm 1.5 \\ \pm 0.6 \\ -0.9/+1.5 \\ \pm 0.75 \\ \pm 2 \\ \pm 2 \end{array}$ pb 0 to V_{DD} \\ \pm 1 \\ 30 \end{array}	$\begin{array}{c cccc} -80 & dB typ \\ -78 & dB typ \\ -78 & dB typ \\ 10 & ns typ \\ 30 & ps typ \\ 6.5 & MHz typ \\ \end{array}$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$





For complete information on the World's most extensive line of A/D converters visit

WWW.ANALOG.COM



Questions

Flow of electrons is generally termed as ___.

A _____is a material which offers very little resistance to theflow of current through it.

A silicon diode measures a low value of resistance with the meter leads in both positions. The trouble, if any, is The materialswhich behave like perfect insulators at low temperatures & athigher temperatures, they behave like Under normal conditions a diode conducts current when it is

The movement of free electrons in a conductor is called

An n-type semiconductor material

The boundary between p-type material and n-type material is called

You have an unknown type of diode in a circuit. You measure the voltage across it and find it to be 0.3 V. The diod What type of impurities are to be added to form a P type semiconductors ?

Doping of a semiconductor material means

What occurs when a conduction-band electron loses energy and falls back into a hole in the valence band?

The term bias in electronics usually means

How many valence electrons does a silicon atom have?

Which capacitance dominates in the forward-bias region?

What is the Cut in volatage of Silicon diode?

Germanium Knee Volage is

Intrinsic Semiconductor means

Under normal conditions a diode conducts current when it is

Reverse breakdown is a condition in which a diode

There is a small amount of current across the barrier of a reverse-biased diode. This current is called Since diodes are destroyed by excessive current, circuits must have:

Why is heat produced in a diode?

The diode schematic arrow points to the:

The voltage where current may start to flow in areverse-biased pn junction is called the

The area at the junction of p-type and n-type materials that has lost its majority carriersis called the

DC power should be connected to forward bias a diode as follows:

A diode for which you can change the reverse bias, and thus vary the capacitance is called a

Avalanche breakdown results basically due to

The varactor diode is usually

The diode in which impurities are heavily doped is

The depletion region in a Junction Diode contains

Varactor diodes are used in FM receivers to obtain:

As the forward current through a silicon diode increases, the internal resistance

Reverse breakdown is a condition in which a diode

There is a small amount of current across the barrier of a reverse-biased diode. This current is called

What is the state of an ideal diode in the region of nonconduction?

Schottky diodes are also known as

zener breakdown refers to

What kind of diode is formed by joining a doped semiconductor region with a metal?

An intrinsic semiconductor at the absolute zero temperature

A pn junction allows current flow when

The forward characteristics curve of a diode grows in _____ form.

The reverse-saturation current level is typically measured in

Varying the _____ can control the location of the Zener region.

The _____ the current through a diode, the _____ the dc resistance level.

The reverse-bias current _____ with the increase of temperature.

What is the resistor value of an ideal diode in the region of conduction?

Diodes are connected ______ to increase the current-carrying capacity A Zener diode:

Avalanche breakdown in semiconductor diode occurs when

The varactor diode is usually

Zener diodes are:

The capacitance of a varactor diode increases when the reverse voltage across it

The diode with a forward voltage drop of approximately 0.25 V is the

Since diodes are destroyed by excessive current, circuits must have:

Drift current is influenced by

What type of diode is commonly used in electronic tuners in TVs?

Which diode employs graded doping?

A PNPN diode is a

opt1 Electric current good conductor the diode is open. good conductor reverse-biased. voltage. is intrinsic. a diode. a silicon diode. Trivalent that a glue-type substance is added to hold the material together. doping the value of ac voltage in the signal. Diffusion 0.5V 0.3V Pure Semicionductor reverse-biased is subjected to a large reverse voltage forward-bias current higher voltage sources due to current passing through the diode trivalent-doped material breakdown voltage barrier potential - anode, + cathode varactor diode impact ionisation Forward biased Varactor diode only charge carriers Automatic frequency control increases. is subjected to a large reverse voltage. forward-bias current. An open circuit PIN diodes. Reverse bias region laser behaves like a metallic conductor the p-type material is more positive than the n-type material linear pА

forward current

1

higher, lower decreases

in series Has a high forward voltage rating Reverse bias exceeds a certain value Forward biased Specially doped p–n junctions Decreases Step-recovery diode current limiting resistors magnitude of voltage varactor zener

negative resistence device

0

opt2 electric shock insulator the diode is shorted to ground. insulator forward-biased. current. has trivalent impurity atoms added. a reverse-biased diode. a germanium diode. Pentavalent that impurities are added to increase the resistance of the material. recombination the condition of current through a pn junction. Transition 0.6V 0.4V Impure Semiconductor forward-biased is reverse-biased and there is a small leakage current reverse breakdown current current limiting resistors due to voltage across the diode positive axial lead barrier potential depletion region - cathode, - anode tunnel diode strong electric field across the junction reverse biased PIN diode no charge at all Automatic gain control decreases. is reverse-biased and there is a small leakage current. reverse breakdown current. A short circuit hot carrier diodes. Forward bias region tunnel behaves like an insulator the n-type material is more positive than the p-type material exponential μΑ doping levels

2

lower, lower increases 5 k in parallel-series Is useful as an amplifier Forward bias exceeds a certain value Reverse biased Normally doped p–n junctions Increases Schottky diode more dopants concentration of carriers Schottky LED voltage controllable device opt3 semiconductor semiconductor the diode is internally shorted. semiconductor avalanched. recombination. has pentavalent impurity atoms added. a pn junction. a forward-biased silicon diode. Octavalent that impurities are added to decrease the resistance of the material. generation the value of dc voltages for the device to operate properly.

3

Depletion 0.7V 0.5V Non doped Conductor avalanched has no current flowing at all conventional current more dopants due to the power rating of the diode anode lead forward voltage n region + anode, - cathode zener diode emission of electrons Unbiased Tunnel diode vacuum, and no atoms at all Automatic volume control remains the same. has no current flowing at all. conventional current. Unpredictable step-recovery diodes. no bias pin has a large number of holes both the n-type and p-type materials have the same potential logarithmic mΑ forward voltage

lower, higher remains the same Undefined in parallel-series Has a sharp breakdown at low reverse voltage Forward current exceeds a certain value un biased Lightly doped p–n junctions Breaks down Back diode higher voltage sources concentration gradient of carriers LED tunnel current controllable negative resistence device opt4 none of the above none of the above the diode is working correctly. none of the above saturated. equilibrium. requires no doping. a forward-biased diode. a reverse-biased germanium diode. Divalent that all impurities are removed to get pure silicon. combination the status of the diode. 4 None of the above 0.3V None of these Both A & C saturated is heated up by large amounts of current in the forward direction reverse leakage current higher current sources due to the PN junction of the diode cathode lead biasing voltage p region + cathode, + anode switching diode rise in temperature holes and electronics Zener diode only ions i.e., immobile charges None of the above increases & decreases is heated up by large amounts of current in the forwarddirection. reverse leakage current. Undefined tunnel diodes. depletion region Schottky has a large number of electrons there is no potential on the n-type or p-type materials sinusoidal A

dc resistance

higher, higher None of the above Infinity in parallel None of the above the potential barrier is reduced to zero in the breakdown region None of the above Stores charges Constant-current diode higher current sources forward-bias current. Gunn step-recovery switching device opt5

Answer Electric current good conductor the diode is internally shorted. semiconductor forward-biased. current. has pentavalent impurity atoms added. a pn junction. a germanium diode. Trivalent that impurities are added to decrease the resistance of the material. recombination the value of dc voltages for the device to operate properly. 4 Diffusion 0.7V 0.3V Both A & C forward-biased is subjected to a large reverse voltage reverse leakage current current limiting resistors due to current passing through the diode cathode lead breakdown voltage depletion region + anode, - cathode varactor diode impact ionisation reverse biased Tunnel diode only ions i.e., immobile charges Automatic frequency control decreases. is subjected to a large reverse voltage. reverse leakage current. An open circuit hot carrier diodes. Reverse bias region Schottky behaves like an insulator the p-type material is more positive than the n-type material exponential μΑ doping levels

lower, higher increases 0 in parallel Has a sharp breakdown at low reverse voltage Reverse bias exceeds a certain value Reverse biased Specially doped p–n junctions Decreases Schottky diode current limiting resistors magnitude of voltage varactor step-recovery switching device

Questions

When transistors are used in digital circuits they usually operate in the

A transistor has a of 250 and a base current, IB, of 20 A. The collector current, IC, equals:

A current ratio of IC/IE is usually less than one and is called:

In a C-E configuration, an emitter resistor is used for:

To operate properly, a transistor's base-emitter junction must be forward biased with reverse bias applied to which

the C-B configuration is used to

provide which type of gain?

A transistor may be used as a switching device or as a:

If an input signal ranges from 20–40 A (microamps), with an output signal ranging from .5–1.5 mA (milliamps), which is beta's current ratio?

A collector characteristic curve is a graph showing:

With low-power transistor packages, the base terminal is usually the:

When a silicon diode is forward biased, what is V BE for a C-E configuration?

What is the current gain for a common-base configuration where IE = 4.2 mA and IC = 4.0 mA?

With a PNP circuit, the most positive voltage is probably:

If a 2 mV signal produces a 2 V output, what is the voltage gain?

The term BJT is short for

Most of the electrons in the base of an NPN transistor flow:

In a transistor, collector current is controlled by:

Total emitter current is:

Often a common-collector will be the last stage before the load; the main function(s) of this stage is to:

For a C-C configuration to operate properly, the collector-base junction should be reverse biased, while forward bi

The input/output relationship of the common-collector and common-base amplifiers is:

At saturation the value of VCE is nearly _____, and IC = _____

In which operation region(s) does the Ebers-Moll model describe a bipolar transistor?

Transistor act as a?

The part of the transistor which is heavily doped to produce large number of majority carriers is

A BJT is a _____-controlled device.

In a transistor

The principal advantage(s) of BJTs over MOSFETs is (are) that

What is the ratio of IC to IB?

For normal operation of a pnp BJT, the base must be ______ with respect to the emitter and ______ with res The term BJT is short for

For a silicon transistor, when a base-emitter junction is forward-biased, it has a nominal voltage drop of

What are the two types of bipolar junction transistors?

What is the order of doping, from heavily to lightly doped, for each region?

in what range of voltages is the transistor in the linear region of its operation?

What is (are) common fault(s) in a BJT-based circuit?

The dc load line on a family of collector characteristic curves of a transistor shows the

How many layers of material does a transistor have?

In which region are both the collector-base and base-emitter junctions forward-biased?

Which of the following is (are) the terminal(s) of a transistor?

Transistors are _____-terminal devices.

How many carriers participate in the injection process of a unipolar device?

In what decade was the first transistor created?

Which component of the collector current IC is called the leakage current?

Clipping is the result of In a NPN transistors Collector is In a NPN transistors emitter is In a NPN transistors base is When a transistor is used as a switch, it is stable in which two distinct regions? At which of the following condition(s) is the depletion region uniform? Clipping is the result of alpha refers to Beta refers to gamma refers to In a transistor, collector current is controlled by: How much is the base-to-emitter voltage of a transistor in the "on" state? Which of the following equipment can check the condition of a transistor? For what kind of amplifications can the active region of the common-emitter configuration be used? A transistor can be checked using a(n) ______.
opt1 active region 500 A beta stabilization collector-emitter voltage fixed resistor 0.05 IC/IB emitter current (IE) versus collector-emitter voltage (VCE) with (VBB) base bias voltage held constant tab end voltage-divider bias 16.8 ground 0.001 base junction transistor out of the base lead collector voltage IE – IC provide voltage gain collector-emitter 270 degrees zero, zero Forward active. conductor emitter current $\beta = \alpha / (\alpha + 1)$ voltage drop across the transistor is important. DC positive, negative base junction transistor 0.7 V. npn and pnp base, collector, emitter 0 < VCE opens or shorts internal to the transistor saturation region. 1 Active Emitter 2 1 1930s Majority

the input signal being too large Heavily doped Heavily doped saturation and active No bias the input signal being too large. Ic/Ib Ic/Ib 1+alfha collector voltage 0 V Current tracer Voltage curve tracer opt2 breakdown region 5 mA theta ac signal bypass base-collector current tuning device 20 VCC collector current (IC) versus collector-emitter volta middle 0.4 V 1.05 VC 0.004 binary junction transistor into the collector base current IC + IE provide phase inversion base-emitter 180 degrees VCC, IC(sat) Saturation. semi-conductor base voltage $\beta = \alpha / (1 - \alpha)$ they are not as prone to ESD. hFE positive, positive binary junction transistor 0.3 V. pnn and nnp emitter, collector, base 0.7 < VCE < VCE(max) open bias resistor(s) cutoff region. 2 Cutoff Base 3 2 1940s Independent

the transistor being driven into saturation. moderately doped moderately doped active and cutoff VDS > 0 V the transistor being driven into saturation Ic/Ie Ic/Ie 1-alpha base current 0.7 V Digital display meter (DDM) Current digital meter opt3 saturation and cutoff regions 50 mA alpha collector bias base-emitter resistance rectifier 50 IB/IE collector current (I C) versus collector-emitter voltage (VC) with (VBB) base b right end 0.7 V 0.2 VBE 100 both junction transistor into the emitter collector resistance IB + IC provide a high-frequency path to improve the frequency response collector-base 90 degrees zero, I(sat) Cut-off. insulator collector - $\alpha = \beta / (\beta - 1)$ both of the above DC negative, positive both junction transistor 0.2 V. ppn and nnp emitter, base, collector VCE(max) > VCE external opens and shorts on the circuit board active region. 3 Saturation Collector 4 3 1950s Minority

the transistor being driven into cutoff. lightly doped lightly doped saturation and cutoff VDS = VP the transistor being driven into cutoff. le/lc le/lc 1/alpha collector resistance 0.7 mV Ohmmeter (VOM) Power ohmmeter opt4 linear region 0.208333333 omega higher gain collector-base power variable resistor 500 IE/IB collector current (I C) versus collector-emitter voltage (VCC) with (VBB) base bias voltage held constant stud mount emitter voltage 0.95 VCC 1000 bipolar junction transistor into the base supply all of the above IB – IC buffer the voltage amplifiers from the low-resistance load and provide impedance matching for maximum power t cathode-anode 0 degrees VCC, zero All of the above. thermionic valve any of the above depending upon the nature of transistor _ $\alpha = (\beta + 1)/\beta$ none of the above either DC or hFE, but not DC negative, negative bipolar junction transistor VCC. pts and stp collector, emitter, base none of the above all of the above all of the above 4 All of the above All of the above 5 0 1960s None of the above

all of the above none of the these none of the these none of the above all of the above lb/lc lb/lc 1/(1-alpha) all of the above Undefined All of the above All of the above opt5

:ransfer

opt6

Answer saturation and cutoff regions 5 mA alpha stabilization collector-base voltage variable resistor 50 IC/IB collector current (IC) versus collector-emitter voltage (V CE) with (VBB) base bias voltage held constant middle 0.7 V 0.95 ground 1000 bipolar junction transistor into the collector base current IB + IC buffer the voltage amplifiers from the low-resistance load and provide impedance matching for maximum power t collector-emitter 0 degrees zero, I(sat) All of the above. thermionic valve emitter current $\alpha = \beta / (\beta - 1)$ both of the above either DC or hFE, but not DC negative, positive bipolar junction transistor 0.7 V. npn and pnp emitter, collector, base 0.7 < VCE < VCE(max) all of the above all of the above 3 Saturation All of the above 3 1 1940s Minority

all of the above moderately doped Heavily doped lightly doped saturation and cutoff No bias all of the above Ic/Ie Ic/Ib 1+alfha base current 0.7 V All of the above All of the above

Questions

When an input delta of 2 V produces a transconductance of 1.5 mS, what is the drain current delta? When not in use, MOSFET pins are kept at the same potential through the use of: D-MOSFETs are sometimes used in series to construct a cascode high-frequency amplifier to overcome the loss of: A MOSFET has how many terminals? IDSS can be defined as: With the E-MOSFET, when gate input voltage is zero, drain current is: With a 30-volt VDD, and an 8-kilohm drain resistor, what is the E-MOSFET Q point voltage, with ID = 3 mA? When an input signal reduces the channel size, the process is called: When applied input voltage varies the resistance of a channel, the result is called: When is a vertical channel E-MOSFET used? How will a D-MOSFET input impedance change with signal frequency? What is the transconductance of an FET when ID = 1 mA and VGS = 1 V? Which component is considered to be an "OFF" device? For what value of ID is gm equal to 0.5 gm0? Where do you get the level of gm and rd for an FET transistor? The class D amplifier uses what type of transistors? What is (are) the function(s) of the coupling capacitors C1 and C2 in an FET circuit? What is the typical value for the input impedance Zi for JFETs? MOSFETs make better power switches than BJTs because they have MOSFET digital switching is used to produce which digital gates? Which FET amplifier(s) has (have) a phase inversion between input and output signals? MOSFET can be used as a What limits the signal amplitude in an analog MOSFET switch? Input resistance of a common- drain amplifier is E-MOSFETs are generally used in switching applications because For an FET small-signal amplifier, one could go about troubleshooting a circuit by . The E-MOSFET is quite popular in ______ applications. Material used for design of MESFET is Secondary breakdown occurs in CMOS is widely used in In the transfer characteristics of a MOSFET, the threshold voltage is the measure of the Input impedance of MOSFET is MOSFET uses the electric field of In MOSFET devices the N-channel type is better the P-channel type in the following respects In a MOSFET, the polarity of the inversion layer is the same as that of the Which of the following is expected to have highest input impedance? Most small - signal E - MOSFETs are found in Which insulating layer used in Fabrication of MOSFET? What is used to higher the speed of operation in MOSFET fabrication? A power MOSFET has three terminals called MESFET can be operated on The arrow on the symbol of MOSFET indicates The operation of CCD is What limits the signal amplitude in an analog MOSFET switch? Input resistance of a common- drain amplifier is

E-MOSFETs are generally used in switching applications because

IDSS can be defined as:

With the E-MOSFET, when gate input voltage is zero, drain current is:

With a 30-volt VDD, and an 8-kilohm drain resistor, what is the E-MOSFET Q point voltage, with ID = 3 mA?

When an input signal reduces the

channel size, the process is called:

When applied input voltage varies the resistance of a channel, the result is called:

Most small - signal E - MOSFETs are found in

Which insulating layer used in Fabrication of MOSFET?

What is used to higher the speed of operation in MOSFET fabrication?

When an input delta of 2 V produces a transconductance of 1.5 mS, what is the drain current delta?

When not in use, MOSFET pins are kept at the same potential through the use of:

D-MOSFETs are sometimes used in series to construct a cascode high-frequency amplifier to overcome the loss of:

A MOSFET has how many terminals?

IDSS can be defined as:

What is (are) the function(s) of the coupling capacitors C1 and C2 in an FET circuit?

opt1 666 mA shipping foil low output impedance 2 or 3 the minimum possible drain current at saturation 6 V enhancement saturization for high frequencies As frequency increases input impedance increases. 1 kS transistor 0 mA from the dc biasing arrangement JFETs to create an open circuit for dc analysis 100 k lower turn-off times. inverters common-gate Current controlled capacitor the switch input capacitance RG || RIN(gate). of their very low input capacitance. viewing the circuit board for poor solder joints digital circuitry Gallium arsenide (GaAs) MOSFET but not in BJT Digital wrist watches minimum voltage to induce a n-channel/p-channel for conduction less than of FET but more than BJT. gate capacitance to control the channel current. it has better noise immunity. charge on the gate electrode MOSFET. heavy - current applications. Aluminium oxide Ceramic gate Collector, emitter and gate. Enhancement mode (normally OFF) only that it is a N-channel MOSFET captures light and converts it to digital data the switch input capacitance RG || RIN(gate).

of their very low input capacitance. the minimum possible drain current at saturation 6 V

enhancement saturization heavy - current applications. Aluminium oxide Ceramic gate 666 mA shipping foil low output impedance 2 or 3 the minimum possible drain current to create an open circuit for dc analysis opt2 3 mA nonconductive foam capacitive reactance the maximum possible current with VGS held at -4 V zero 10 V substrate connecting polarization for high voltages As frequency increases input impedance is constant. 1 mS JFET 0.25 IDSS from the specification sheet BJTs to isolate the dc biasing arrangement from the applied signal and load 1 M lower on-state resistance. NOR gates common-drain Voltage controlled capacitor VGS(th) RG + RIN(gate). of their threshold characteristic (VGS(th)). using a dc meter high-frequency Germanium Both MOSFET and BJT analogue circuits minimum voltage till which temperature is constant more than that of FET and BJT. barrier potential of p-n junction to control the channel current. it is faster. minority carriers in the drain JEFT amplifier. discrete circuits. Silicon Nitride Silicon dioxide Drain, source and gate. Depletion mode only (normally ON) only the direction of electrons converts digital data VGS(th) RG + RIN(gate).

3

of their threshold characteristic (VGS(th)). the maximum possible current with VGS held at -4 V zero 10 V substrate connecting polarization discrete circuits. Silicon Nitride Silicon dioxide 3 mA nonconductive foam capacitive reactance

the maximum possible current with VGS held at -4 V to isolate the dc biasing arrangement from the applied signal and load

3

opt3 0.75 mA conductive foam high input impedance the maximum possible current with VGS held at 0 V IDSS 24 V gate charge cutoff for high currents As frequency decreases input impedance increases. 1 k **D-MOSFET** 0.5 IDSS from the characteristics **MOSFETs** to create a short-circuit equivalent for ac analysis 10 M a positive temperature coefficient. NAND gates common-source Current controlled inductor the switch's power handling RG of their high-frequency response capabilities. applying a test ac signal buffering Silicon BJT but not in MOSFET high power circuits minimum voltage to turn off the device more than that of FET but less than BJT. both (A) and (B). it is TTL compatible. majority carries in the substrate. CE bipolar transistor. disk drives. Silicon dioxide Silicon nitride Drain, source and base. Both Enhancement mode and Depletion mode the direction of conventional current flow project the data on screen the switch's power handling RG

4

of their high-frequency response capabilities. the maximum possible current with VGS held at 0 V IDSS 24 V

gate charge cutoff disk drives. Silicon dioxide Silicon nitride 0.75 mA conductive foam high input impedance

the maximum possible current with VGS held at 0 V to create a short-circuit equivalent for ac analysis

opt4 0.5 mA a wrist strap inductive reactance 3 or 4 the maximum drain current with the source shorted widening the channel 30 V depletion field effect for high resistances As frequency decreases input impedance is constant. $1 \, m \, \Omega$ **E-MOSFET** IDSS All of the above any of the above All of the above 1000 MΩ all of the above all of the above all of the above Voltage controlled inductor VDS RIN(gate). of their power handling. All of the above All of the above Zinc arsenide None of these all of the above none of the above mentioned is true less than that of FET and BJT. none of these. it has better drive capability. majority carries in the source. Common collector bipolar transistor integrated circuit. None of the mentioned Poly silicon gate Collector, emitter and base. None of the above that it is a P-channel MOSFET Captures light VDS RIN(gate).

of their power handling. the maximum drain current with the source shorted widening the channel 30 V

depletion field effect integrated circuit. None of the mentioned Poly silicon gate 0.5 mA a wrist strap inductive reactance 3 or 4 the maximum drain current with the source shorted All of the above opt5

Answer 3 mA conductive foam high input impedance 3 or 4 the maximum possible current with VGS held at 0 V zero 6 V depletion field effect for high currents As frequency decreases input impedance increases. 1 mS **E-MOSFET** 0.25 IDSS All of the above **MOSFETs** All of the above 1000 MΩ all of the above all of the above common-source Voltage controlled capacitor VGS(th) RG || RIN(gate). of their threshold characteristic (VGS(th)). All of the above All of the above Gallium arsenide (GaAs) BJT but not in MOSFET Digital wrist watches minimum voltage to induce a n-channel/p-channel for conduction more than that of FET and BJT. gate capacitance to control the channel current. it is faster. majority carries in the source. MOSFET. integrated circuit. Silicon dioxide Poly silicon gate Drain, source and gate. Both Enhancement mode and Depletion mode the direction of electrons captures light and converts it to digital data VGS(th) RG || RIN(gate).

of their threshold characteristic (VGS(th)). the maximum possible current with VGS held at 0 V zero 6 V

depletion field effect integrated circuit. Silicon dioxide Poly silicon gate 3 mA conductive foam high input impedance 3 or 4 the maximum possible current with VGS held at 0 V All of the above

Questions

A differential amplifier

When a differential amplifier is operated single-ended,

In differential-mode

In the common-mode

The common-mode gain is

The differential gain is

If $A_{DM} = 3500$ and $A_{CM} = 0.35$, the CMRR is

With zero volts on both inputs, an OPamp ideally should have an output

Of the values listed, the most realistic value for open-loop voltage gain of an OP-amp is

A certain OP-amp has bias currents of 50 µA and 49.3 µA. The input offset current is

The output of a particular OP-amp increases 8 V in 12 µs. The slew rate is

A common-mode signal is applied to

The common-mode voltage gain is

The input stage of an OP-amp is usually a

Current cannot flow to ground through

Which of the following electrical characteristics is not exhibited by an ideal op-amp?

An ideal op-amp requires infinite bandwidth because

Ideal op-amp has infinite voltage gain because

Find the output voltage of an ideal op-amp. If V_1 and V_2 are the two input voltages

How will be the output voltage obtained for an ideal op-amp?

Which is not the ideal characteristic of an op-amp?

Find the input voltage of an ideal op-amp. It's one of the inputs and output voltages are 2v and 12v. (Gain=3)

Which factor determine the output voltage of an op-amp?

The opamp can amplify

In a nonlinear op-amp circuit, the

The input signal for an instrumentation amplifier usually comes from

In a differential amplifier, the CMRR is limited mostly by the

A common - mode signal is applied to

The common-mode voltage gain is

The input stage of an op amp is usually a

The common - mode rejection ratio is

A 741 C has

The typical input stage of an opamp has a

The input offset electric current is usually

With both bases grounded, the only offset that produces an error is the

The voltage gain of a loaded differential amp is

At the unity-gain frequency, the open-loop voltage gain is

The tail current in a differential amplifier equals

A common - mode signal is applied to

An instrumentation amplifier has a high

Of the values listed, the most realistic value for open-loop voltage gain of an OP-amp is

An ideal op-amp requires infinite bandwidth because

With zero volts on both inputs, an OPamp ideally should have an output

Of the values listed, the most realistic value for open-loop voltage gain of an OP-amp is

A certain OP-amp has bias currents of 50 μ A and 49.3 μ A. The input offset current is

The output of a particular OP-amp increases 8 V in 12 µs. The slew rate is

A common-mode signal is applied to

The common-mode voltage gain is

The input stage of an OP-amp is usually a

Current cannot flow to ground through

Which of the following electrical characteristics is not exhibited by an ideal op-amp?

An ideal op-amp requires infinite bandwidth because

The common-mode gain is

The differential gain is

If $A_{DM} = 3500$ and $A_{CM} = 0.35$, the CMRR is

With zero volts on both inputs, an OPamp ideally should have an output

The typical input stage of an opamp has a

The input offset electric current is usually

With both bases grounded, the only offset that produces an error is the

Current cannot flow to ground through

_opt1
is a part of an OP-amp
the output is grounded
opposite polarity signals are applied to the inputs
both inputs are grounded
very high
very high
1225
equal to the positive supply voltage
1
700 nA
90 V/ μs
the non-inverting in
smaller than differential voltage gain
differential amplifier
a mechanical ground
Infinite voltage gain
Signals can be amplified without attenuation
To control the output voltage
$\mathbf{V}_{0} = \mathbf{V}_{1} - \mathbf{V}_{2}$
Amplifies the difference between the two input voltages
Input Resistance -> 0
8v
Both positive and negative saturation voltage
AC signals only
opamp never saturates
an inverting amplifier.
CMRR of the opamp
the non - inverting input.
smaller than the voltage gain.
differential amp.
very low.
a voltage gain of 100,000.
single - ended input and single-ended output
less than the input bias current.
input offset current.
large than the unloaded voltage gain.
1
difference between two emitter currents
the non - inverting input.
output impedance
1
Signals can be amplified without attenuation
equal to the positive supply voltage
1
700 nA

90 V/ μs	
the non-inverting in	
smaller than differential voltage gain	
differential amplifier	
a mechanical ground	
Infinite voltage gain	
Signals can be amplified without attenuation	
very high	
very high	
1225	
equal to the positive supply voltage	
single - ended input and single-ended output	
less than the input bias current.	
input offset current.	
a mechanical ground	

opt2
has one input and one output
one input is grounded and signal is applied to the other
the gain is one
the outputs are connected together
very low
very low
10,000
equal to the negative supply voltage
2000
99.3 μΑ
0.67 V/ μs
the inverting input
equal to differential voltage gain
class B push-pull amplifier
an a.c. ground
Infinite bandwidth
Output common-mode noise voltage is zero
To obtain finite output voltage
$\mathbf{V}_{0} = \mathbf{A} \times (\mathbf{V}_{1} - \mathbf{V}_{2})$
Amplifies individual voltages input voltages
Output impedance -> 0
4v
Positive saturation
DC signals only.
feedback loop is never opened
resistor
gain - bandwidth product.
the inverting input.
equal to the voltage gain.
class B push-pull amplifier.
as high as possible.
an input impedance of 2 M .
single - ended input and differential output.
equal to zero.
input bias current.
equal to R_C / r_e .
A _{V(mid)} .
sum of two emitter currents
the inverting input.
power gain.
2000
Output common-mode noise voltage is zero
equal to the negative supply voltage
2000
99.3 μΑ

0.67 V/ μs
the inverting input
equal to differential voltage gain
class B push-pull amplifier
an a.c. ground
Infinite bandwidth
Output common-mode noise voltage is zero
very low
very low
10,000
equal to the negative supply voltage
single - ended input and differential output.
equal to zero.
input bias current.
an a.c. ground

opt3
has two outputs
both inputs are connected together
the outputs are of different amplitudes
an identical signal appears on both inputs
always unity
dependent on input voltage
80 dB
equal to zero
80 dB
49.7 μΑ
1.5 V/ μs
both inputs
greater than differential voltage gain
CE amplifier
a virtual ground
Infinite output resistance
Output voltage occurs simultaneously with input voltage changes
To receive zero noise output voltage
$V_0 = A \times (V_1 + V_2)$
Amplifies products of two input voltage
Randwidth ->
-4v
Negative saturation
both AC and DC signals
output shape is the same as the input shape.
differential amplifier.
supply voltages
both inputs.
greater than the voltage gain.
CE amplifier.
equal to the voltage gain.
an output impedance of 75
differential input and single - ended output.
less than the input offset voltage.
input offset voltage.
smaller than the unloaded voltage gain.
7ern
collector current divided by current gain
both inputs
CMMD
00 up
output voltage occurs simultaneously with input voltage changes
80 dB
49.7 µA

1.5 V/ μs
both inputs
greater than differential voltage gain
CE amplifier
a virtual ground
Infinite output resistance
Output voltage occurs simultaneously with input voltage changes
always unity
dependent on input voltage
80 dB
equal to zero
differential input and single - ended output.
less than the input offset voltage.
input offset voltage.
a virtual ground
opt4

answers a and c
the output is not inverted
only one supply voltage is used
the output signals are in-phase
unpredictable
about 100
answers b and c
equal to the CMRR
100,000
none of these
none of these
top of the tail resistor
none of the above
swamped amplifier
an ordinary ground
Infinite slew rate.
Output can drive infinite number of device
None of the mentioned
$\mathbf{V}_{\mathbf{O}} = \mathbf{V}_{1} \times \mathbf{V}_{2}$
None of the mentioned
Open loop voltage gain ->
-2v
Supply voltage
neither AC not DC signals.
opamp may saturate.
Wheatstone bridge.
tolerance of the resistors
he top of the tail resistor
none of the above.
swamped amplifier.
equal to the common-mode voltage gain.
all of the above.
differential input and differential output
unimportant when a base resistor is used.
impossible to determine.
very large
collector voltage divided by collector resistance
he top of the tail resistor
supply voltage.
100,000
Output can drive infinite number of device
equal to the CMRR
100,000
none of these

none of these
top of the tail resistor
none of the above
swamped amplifier
an ordinary ground
Infinite slew rate.
Output can drive infinite number of device
unpredictable
about 100
answers b and c
equal to the CMRR
differential input and differential output
unimportant when a base resistor is used.
an ordinary ground

opt5	



opt6	
	_
	_
	_
	_
	_
	_
	_
	_
	_
	_
	_
	_
	_
	_

Answer
a and c
one input is grounded and signal is applied to the other
opposite polarity signals are applied to the inputs
an identical signal appears on both inputs
very low
very low
answers b and c
equal to zero
100,000
700 nA
0.67 V/ μs
both inputs
smaller than differential voltage gain
differential amplifier
a virtual ground
Infinite output resistance
Signals can be amplified without attenuation
To obtain finite output voltage
$\mathbf{V}_{0} = \mathbf{A} \times (\mathbf{V}_{1} \cdot \mathbf{V}_{2})$
Amplifies the difference between the two input voltages
Input Resistance -> 0
-2v
Both positive and negative saturation voltage
both AC and DC signals
opamp may saturate.
Wheatstone bridge.
gain - bandwidth product.
both inputs.
greater than the voltage gain.
differential amp.
as high as possible.
all of the above.
differential input and single - ended output.
less than the input bias current.
input offset voltage.
equal to $\mathbf{R}_{\mathbf{C}}$ / $\mathbf{r}_{\mathbf{e}}$.
1
sum of two emitter currents
both inputs.
CMMR.
100,000
Signals can be amplified without attenuation
equal to zero
100,000
700 nA

0.67 V/ μs
both inputs
smaller than differential voltage gain
differential amplifier
a virtual ground
Infinite output resistance
Signals can be amplified without attenuation
very low
very low
answers b and c
equal to zero
differential input and single - ended output.
less than the input bias current.
input offset voltage.
a virtual ground

Questions

A summing amplifier can have

An averaging amplifier has five inputs. The ratio R_f/R_i must be

In a scaling adder, the input resistors are

In an integrator, the feed back element is a

For step - in put, the out put of an integrator is a

In a differentiator, the feed back element is a

The output of the differentiator is proportional to

The voltage follower has a:

The ratio between differential gain and common-mode gain is called:

In an analog multiplier, the reference Voltage V_{ref} is internally set to _____

In one quadrant multiplier, the polarity of the input voltage V_x is _____ and V_y is_____

If $V_s = V_s \sin(2*pi*f_s*t)$ and $V_o = V_o \sin((2*pi*f_o*t) +)$ are applied to a switch type phase detector, then the output consists of a DC term and the other term is _____

Division can be accomplished by placing the multiplier circuit in the ______ of the operational amplifier.

The input stage of Phase Locked Loop is_____

The Voltage Controlled Oscillator is also called as _

The Voltage Controlled Oscillator is designed such that at zero voltage, it is oscillating at some initial frequency called ______ frequency.

Analog Multiplier produces an output which is a

The function of phase detector is to compare the _____ of the incoming signal to that of the output V_0 of Voltage Controlled Oscillator.

Phase detector is basically a

The output of phase detector is _____

The signal V_c shifts the frequency in a direction to reduce the difference between f_s and f_0 . Now the signal is in range.

The VCO continues to change the frequency till its output frequency is _______the input signal frequency.

The range of frequencies over which the PLL can maintain the lock with the incoming signal is called ______ range.

The range of frequencies over which the PLL can acquire the lock with the incoming signal is called ______ range

The output frequency of Voltage Controlled Oscillator f₀ is _____

Voltage Controlled Oscillator is otherwise called as _

In PLL, the high frequency component (f_s+f_0) is removed by_

Which of the following are the stages of PLL? i) free running ii) capture iii) tracking iv) pull in

Which of the following are the problems associated with the switch type phase detector? i) since the output voltage Ve is directly proportional to Vs, the phase detector gain and loop gain becomes dependent on the input signal amplitude. ii) output is proportional to cos which makes it non linear. iii) the circuit becomes unstable iv) full wave detector

In switch type phase detector, at the locked state ($f_s = f_0$) the phase shift should be ______ in order to get zero error signal.

In balanced modulator type phase detector, the transistors act as ____

In balanced modulator type phase detector, the phase angle to voltage transfer co-efficient K is _

The Voltage to Frequency conversion factor of VCO is _____.

The output from a Phase Locked Loop system is _____

If a divide by N - network is inserted between VCO output and phase comparator input of PLL, then in the locked state f0 is ______.

When PLL is used as AM demodulator, the AM signal is shifted in phase by _____ before being fed to the multiplier.

The other name for capture range is _____ range.

The other name for lock in range is _____ range.

The range of modulating input voltage applied to a VCO is _____

Lock in range of a PLL is ______ the capture range.

Which of the following is the drawback of variable transconductance multiplier?

The time taken for a PLL to capture the incoming signal is called _

If the voltage at the modulation input of VCo is biased at 7/8 Vcc then the output frequency of VCO in PLL is given by f0 =_____.

time.

The maximum operated range of PLL 565 is_

The Lock in range of Phase Locked Loop is _____

If the offset frequency f_1 is applied to the phase detector of frequency translator circuit, then at the locked state f0 is given by

______ filter controls the capture range and lock in range of PLL.

The operating voltage range of IC 565 is

An external capacitor connected across IC 565 will act as ____

If V_c shifts the VCO frequency from the free running frequency f_0 to a frequency f, then the new frequency shift from VCO in a PLL is

A ______ is an electronic system which generates any range of frequencies from a single fixed time base or oscillator.

Phase detector is basically a

In PLL, the output of the error amplifier is equal to the _____

Select correct statement of PLL.

The Voltage to Frequency Converter of VCO is defined as _____

IC 566 functions as_

The total time taken by PLL to establish the lock is called _

If the frequency of the carrier wave is varied in accordance with the modulating signal, then the modulation refers modulation

The capture range of PLL is defined as _____

The lock in range of PLL is defined as _____

<u>opt1</u>	opt2	
only one input	only two inputs	
5	0.2	
all of the same value	all of different values	
resistor	capacitor	
pulse	triangular wave form	
resistor	capacitor	
the RC time constant	the rate at which the input is changing	
closed-loop voltage gain of unity	small open-loop voltage gain	
Amplitude	differential-mode rejection	
15V	5V	
positive, negative.	positive, positive	
\mathbf{f}_{o}	2* f _o	
feedback loop	inverting input terminal	
Low Pass Filter	Error Amplifier	
relaxation oscillator	free running multivibrator	
free running	cut off	
product of two input signals divided by a reference voltage.	product of two input signals and reference voltage.	
phase and frequency	phase	
summer	subtractor	
$f_s + f_0$	$f_{s}-f_{0}$	
lock-in	capture	
less than	exactly the same as	
tracking	capture	
tracking	capture	
$(V_{cc}-v_c)/(R_T * C_T * V_{cc})$	$v_c/(R_T * C_T * V_{cc})$	
voltage to frequency converter	voltage to time converter	
high pass filter	low pass filter	
only i and ii	only ii and iv	
i and ii	i,ii and iii	
0°	180°	
switch	amplifier	
$(I_Q * R_L)/pi$	V ₀ /(2*pi)	

f_0 / V_{CC}	$8*f_0/V_{CC}$	
voltage or frequency	only voltage	
f_s/N	N*f _s	
0°	180°	
tracking	lock in	
tracking	acquisition	
$0.5 V_{CC}$ to V_{CC}	$0.75 \text{ V}_{\text{CC}}$ to V_{CC}	
greater than	equal to	
inaccurate	costly	
pull out	capture	
$0.25/(R_T^*C_T)$	$(R_{T}^{*}C_{T})/4$	
0 to 500 kHz	0.001 to 500 kHz	
$f_L = 7.8 f_0/v$	$f_L = +/- (7.8 f_0/v)$	
fs	$fs * f_1$	
high pass filter	low pass filter	
+/- 6V to +/-12V	+/- 10V to +/-12V	
passive device	low pass filter	
$f_0 + k_v * Vc$	$f_0 - k_v * Vc$	
frequency multiplier	frequency synthesizer	
summer	subtractor	
error voltage	applied voltage	
capture range is smaller than lock in range	capture range is greater than lock in range	
V_c / f_0	f_0	
phase detector	low pass filter	
pull in time	pull out time	
frequency shift keying	frequency	
$fc = +/- \{(f_L)/(2*pi*C*(3.6*10^3))\}^{1/2}$	$fc = +/- \{(f_L)/(2*pi*C)\}^{1/2}$	
$f_L = + \overline{/-(K_v * K)}$	$f_{L} = +/- (K_{v} K A)$	

opt3	opt4
only three inputs	any number of inputs
1	2
each proportional to the weight of its input	related by a factor of two
zener diode	voltage divider
spike	ramp
zener diode	voltage divider
the amplitude of the input	both a and b
closed-loop bandwidth of zero	large closed-loop output impedance
common-mode rejection	phase
20V	10V
negative, negative	negative positive
f _o / 2	3* f _o
output	non inverting terminal
Voltage Controlled Oscillator	Phase Detector
monostable multivibrator	phase shift oscillator
capture	free cycle
product of three input signals.	product of two input signals.
frequency	amplitude
multiplier	divider
$f_s * f_0$	$f_s + f_0$
free running	unlocked
greater than	twice that of
free running	pull in
free running	pull in
$2*(V_{cc}-v_c)/(R_T*C_T*V_{cc})$	$1/(R_{T}^{*}C_{T})$
voltage to current converter	frequency to voltage converter
band pass filter	band reject filter
i, ii and iii	only iv
ii,iii	only i
270°	90°
oscillator	modulator
(4*I _Q *R _L)/pi	$(I_Q * R_L)/2*pi$

$2*f_0 / V_{CC}$	$4*f_0/V_{CC}$
only frequency	only phase.
f_s+N	f _s -N
270°	90°
free running	acquisition
free running	capture
$0 V_{CC}$ to V_{CC}	0.25 V_{CC} to V_{CC}
lesser than	less than or equal to
difficult to integrate in IC	scale factor depends on temperature which affects the output
lock in	pull in
$4(R_{T}^{*}C_{T})$	$(R_T * C_T)/0.25$
100 to 400 kHz	10 to 400 kHz
$f_L = +/- (8.7 f_0/v)$	$f_L = 8.7 f_0/v$
$fs + f_1$	fs - f ₁
band pass filter	band reject filter
+/- 8V to +/-12V	+/- 12V
charging device	discharging device
k _v *Vc	Vc
frequency doubler	frequncy translator
multiplier	divider
control voltage	power supply voltage
capture range is equal to lock in range	capture range is not equal to lock in range
V _c	f ₀ /V _c
VCO	PLL
rise time	hold time
amplitude	phase
$fc = +/- \{(f_L)/(2*pi*C*(3.6*10^3))\}$	$fc = +/- \{(f_L)/(2*pi*C)\}$
$f_L = +/- (K_v * K)/(A * (pi/2))$	$f_L = +/- (K_v * K * A*(pi/2))$

opt5	opt6	Answer
		any number of inputs
		0.2
		each proportional to the weight of its input
		capacitor
		ramp
		resistor
		both a and b
		closed-loop voltage gain of unity
		common-mode rejection
		10V
		positive, positive
		2* f _o
		feedback loop
		Phase Detector
		free running multivibrator
		free running
		product of two input signals divided by a reference voltage.
		phase and frequency
		multiplier
		$f_s + f_0$
		capture
		exactly the same as
		tracking
		capture
		$2*(V_{cc}-v_c)/(R_T*C_T*V_{cc})$
		voltage to frequency converter
		low pass filter
		i, ii and iii
		i and ii
		90°
	1	switch
		$(4*I_Q*R_L)/pi$

$8*f_0 / V_{CC}$
voltage or frequency
N*f _s
90°
acquisition
tracking
0.75 V_{CC} to V_{CC}
greater than
scale factor depends on temperature which
affects the output
capture
$0.25/(R_T^*C_T)$
0.001 to 500 kHz
$f_L = +/- (7.8 f_0/v)$
$fs + f_1$
low pass filter
+/- 6V to +/-12V
low pass filter
$f_0 + k_v * Vc$
frequency synthesizer
multiplier
control voltage
capture range is smaller than lock in range
f ₀ /V _c
VCO
pull in time
frequency
$fc = +/- \{(f_L)/(2*pi*C*(3.6*10^3))\}^{1/2}$
$f_L = +/- (K_v * K * A*(pi/2))$