SYLLABUS



KARPAGAM ACADEMY OF HIGHER EDUCATION (Deemed to be University) (Established Under Section 3 of UGC Act 1956) COIMBATORE-21 (For the candidates admitted from 2016 onwards) DEPARTMENT OF PHYSICS

SUBJECT: DIGITAL ELECTRONICS AND MICROPROCESSOR SEMESTER: III SUB.CODE:17PHP304 CLASS: II I

CLASS: II M.Sc PHYSICS

SCOPE

Digital electronics is very important in present day life due to its applications in almost all fields of life. Any signals stored in memory are first digitized. So it is important to have knowledge about digital electronics. This paper is intended to give an insight into the theory and applications of digital electronics, design of circuits with digital devices, details of microprocessor and its applications.

OBJECTIVES

- To acquire the basic knowledge of digital logic levels and application of knowledge to understand digital electronics circuits.
- To prepare students to perform the analysis and design of various digital electronic circuits.
- Acquired knowledge about Microprocessors and its need.
- Ability to identify basic architecture of different Microprocessors.
- Foster ability to write the programming using 8085 microprocessor.
- Foster ability to understand the internal architecture and interfacing of different peripheral devices with 8085 Microprocessor.

UNIT -I

Flip Flops : SR, JK, JK Master Slave, T Flip flop & D Flip Flop (Symbol and Truth table)Registers (Types, shift operations) - Counters (Types, Designing of MOD 5 synchronous Counter, Construction and truth table - verification of MOD 16 Asynchronous UP, Down

SYLLABUS

counter) - Multiplexer And demultiplexer (16:1 and 1:16 description and truth table verification)Decoders and encoders (Definitions, Seven segment decoder, decimal to BCD encoder)

UNIT-II

Special Function ICs: Timer IC 555 (Block diagram, pin description), Application as Astable, monostable, bistable multivibrator - VCO IC 566 (Block diagram and pin description) - PLL IC 565 (Block diagram and pin description) - Fixed voltage Regulator ICs 7800 and 7900 series - Voltage Regulator IC 723 (description, designing for low and high voltage)

UNIT-III

Microprocessor: Microprocessor Architecture, Pin out configuration of 8085-bus organization and timings –address bus, data bus, multiplexing address/data bus and control and status signal, Interrupts: maskable and non-maskable interrupt(concept),8085 interrupt.

UNIT -IV

Programming Model of 8085 : Instruction set-Data transfer ,arithmetic, logical and branch instruction-Addressing modes -16 bit data transfer and memory related instructions-stack and subroutine instructions.

Simple Program: 8 bit addition-subtraction-multiplication- finding largest and smallest number, ascending and descending order, 16 bit addition,

UNIT- V

Interfacing Peripherals and Applications: Interfacing concepts-peripheral I/O instructions-Interfacing programs- Data Converters, LED interfacing, stepper motor interfacing, Hex Keyboard Interfacing.

SUGGESTED READINGS

- 1. Floyd, 2003, Digital Fundamentals, 8th Edition, Pearson education, New Delhi.
- 2. Ramesh Gaonkar 6th edition, Microprocessor Architecture, Programming and Applications with 8085,PENRAM International P Ltd
- Malvino and Leach, Digital Principles and Applications, 3rd Edition, Tata McGrawHill, New Delhi.

- 4. Aditya P. Mathur, 2006, Introduction to Microprocessor, 3rd Edition, Tata McGrawHill, New Delhi.
- 5. Morris Mano. M, 2002, Digital Logic and Computer Design, Prentice Hall, New Delhi.



Department of Physics, Karpagam Academy of Higher Education, Page 3/3

LECTURE PLAN

2017 -2019

Batch

KARPAGAM ACADEMY OF HIGHER EDUCATION

(Deemed to be University) (Established Under Section 3 of UGC Act 1956) **COIMBATORE-21** (For the candidates admitted from 2017 onwards) **DEPARTMENT OF PHYSICS**

SUBJECT NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR SEMESTER: III SUB.CODE:17PHP304 CLASS: II N

CLASS: II M.Sc (PHY)

LECTURE PLAN DEPARTMENT OF PHYSICS

Serial No.	Lecture Duration	Topics to be covered	Support Material &
1.00	Hour		Page No.
		UNIT-I	
1	1	SR flip flop	T1-294 -298
2	1	JK, JK Master Slave,	T1-299-306
3	1	T Flip flop & D Flip Flop (Symbol and Truth table)	T1-320-323
4	1	Registers (Types, shift operations)	T1-412-430
5	1	Continuation	R1-310 -316
6	1	Counters (Types, Designing of MOD 5 synchronous Counter, Construction and truth table - verification of MOD 16 Asynchronous UP, Down counter)	T1- 350-358, 368-370
7	1	Continuation	R1-340-352
8	1	Multiplexer And demultiplexer (16:1 and 1:16 description and truth table verification)	T1- 247-260
9	1	Decoders and encoders (Definitions, Seven segment decoder, decimal to BCD encoder)	T1- 221-229, 236-237
10	1	Revision	
	Το	tal No. of Hours Planned For Unit I = 10	
		UNIT-II	
1	1	Timer IC 555 (Block diagram, pin description)	T1-427-428

LECTURE PLAN

2	1	Application as Astable, monostable	T1- 428-431							
			R2- 465-468							
3	1	Bistable multivibrator	T2-321-324							
			R2- 469-470							
4	1	VCO IC 566 (Block diagram and pin description)	R2 - 469-470							
			R3 – 427-429							
5	1	PLL IC 565 (Block diagram and pin description)	T2- 326-330							
			R3-431-435							
6	1	Fixed voltage Regulator ICs 7800 and 7900 series	T2- 328-330							
			R3-364-367							
7	1	Voltage Regulator IC 723 (description, designing for	T2- 421-428							
		low and high voltage)	R3 – 372- 376							
8	1	Revision								
	Total No. of Hours Planned For Unit II = 8									
		UNIT-III								
1	1	Microprocessor Architecture	T3- 57-63							
2	1	Continuation								
3	1	Pin out configuration of 8085	T4- 16-21							
4	1	Continuation								
5	1	bus organization and timings –address bus, data bus,	T3- 59-60							
6	1	Continuation								
7	1	multiplexing address/data bus and control and status signal,	T3- 60							
8	1	Interrupts: maskable and non-maskable interrupt(concept),8085 interrupt	T3- 385-388, T3- 376-385							

LECTURE PLAN 2017 - 2019 Batch

9	1	Continuation					
10	1	Revision					
	Tota	al No. of Hours Planned For Unit III = 10					
	1	UNIT-IV					
1	1	Instruction set-Data transfer	T3- 176-179				
2	1	Arithmetic Instruction	T3-186-191				
3	1	logical and branch instruction	T3- 196-201, 204-206				
4	1	Addressing modes	T3- 179-183				
5	1	1 16 bit data transfer and memory related instructions					
6	1	stack and subroutine instructions	T3-295-315				
7	1	Simple Program: 8 bit addition-subtraction	W1				
8	1	Simple Program: multiplication- finding largest and smallest number	W1, W2				
9	1	ascending and descending order, 16 bit addition	W1				
10	1	Revision					
	Tota	al No. of Hours Planned For Unit IV = 10					
		UNIT-V					
1	1	Interfacing concepts	T3-426-431				
2	1	peripheral I/O instructions	T3- 460-468				
3	1	Interfacing programs	T3-447				
4	1	Data Converters, LED interfacing	T5-438-454,				
			T3-468-470				
5	1	stepper motor interfacing	T4-408-410				
6	1	Hex Keyboard Interfacing	T3-479-485,				

LECTURE PLAN

			T4-386-389						
7	1	Revision							
8	1	Old question paper discussion							
9	1	Old question paper discussion							
10	1	Old question paper discussion							
	Tot	al No. of Hours Planned For Unit V = 10							
	Total Planned Hours : 48								

SUGGESTED READINGS:

- 1. Digital fundamentals by Thomas L Flyod-8th edition, Pearson Education
- 2. Linear Integrated Circuits- V.A.Bakshi, A.P.Godse, Technical Publications
- 3. Microprocessor architecture, programming and applications with the 8085- Ramesh Gaonkar, 5th edition, penram international publishing Pvt ltd.
- 4. Microprocessor and its applications, A.Nagoor Kanni, RBA Publications, Chennai.
- Digital Principles and Applications-Donald P Leach, Albert Paul Malvino, Goutam Saha, 7th Edition, Tata McGRaw Hill
- Digital Principles and applications-Donald P Leach, Albert Paul Malvino, Goutam Saha-6th Edition, Tata McGraw Hill Publication Pvt. Ltd., New Delhi
- 7. Electronic Principles, Sahdev.S.K. Dhanpat Rai & sons.
- 8. Linear Integrated Circuits, S.Salivahannan, V.S. Kanchana Bhaaskaran, McGraw Hill Comp.

Websites

- 1. scanfree.com/microprocessor/programs-for-8085-microprocessor-learners.
- 2. programmings4u.blogspot.in/2013/06/largesmall.html



Unit- I

Flip Flops : SR, JK, JK Master Slave, T Flip flop & D Flip Flop (Symbol and Truth table)Registers (Types, shift operations) - Counters (Types, Designing of MOD 5 synchronous Counter, Construction and truth table - verification of MOD 16 Asynchronous UP, Down counter) - Multiplexer And demultiplexer (16:1 and 1:16 description and truth table verification) - Decoders and encoders (Definitions, Seven segment decoder, decimal to BCD encoder)

Flip-Flop

A flip-flop or latch is a circuit that has two stable states and can be used to store state information. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems.

Flip-flops and latches are used as data storage elements. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a "one" and the other represents a "zero".

SR Flip-Flop

The **SR flip-flop**, also known as a *SR Latch*, can be considered as one of the most basic sequential logic circuit possible. This simple flip-flop is basically a one-bit memory bistable device that has two inputs, one which will "SET" the device (meaning the output = "1"), and is labelled S and another which will "RESET" the device (meaning the output = "0"), labelled R.

Then the SR description stands for "Set-Reset". The reset input resets the flip-flop back to its original state with an output Q that will be either at a logic level "1" or logic "0" depending upon this set/reset condition.

A basic NAND gate SR flip-flop circuit provides feedback from both of its outputs back to its opposing inputs and is commonly used in memory circuits to store a single data bit. Then the SR flip-flop actually has three inputs, Set, Reset and its current output Q relating to it's current state or history. The term "Flip-flop" relates to the actual operation of the device, as it can be "flipped" into one logic Set state or "flopped" back into the opposing logic Reset state.


The NAND Gate SR Flip-Flop

The simplest way to make any basic single bit set-reset SR flip-flop is to connect together a pair of cross-coupled 2-input NAND gates as shown, to form a Set-Reset Bistable also known as an active

LOW SR NAND Gate Latch, so that there is feedback from each output to one of the other NAND gate inputs. This device consists of two inputs, one called the *Set*, S and the other called the *Reset*, R with two corresponding outputs Q and its inverse or complement Q (not-Q) as shown below.



The Basic SR Flip-flop



The Set State

Consider the circuit shown above. If the input R is at logic level "0" (R = 0) and input S is at logic level "1" (S = 1), the NAND gate *Y* has at least one of its inputs at logic "0" therefore, its output Q must be at a logic level "1" (NAND Gate principles). Output Q is also fed back to input "A" and so both inputs to NAND gate *X* are at logic level "1", and therefore its output Q must be at logic level "0" Again NAND gate principals. If the reset input R changes state, and goes HIGH to logic "1" with S remaining HIGH also at logic level "1", NAND gate *Y* inputs are now R = "1" and B = "0". Since one of it inputs is still at logic level "0" the output at Q still remains HIGH at logic level "1" and Q = "0".

Reset State


In this second stable state, Q is at logic level "0", (not Q = "0") its inverse output at Q is at logic level "1", (Q = "1"), and is given by R = "1" and S = "0". As gate X has one of its inputs at logic "0" its output Q must equal logic level "1" (again NAND gate principles). Output Q is fed back to input "B", so both inputs to NAND gate Y are at logic "1", therefore, Q = "0".

If the set input, S now changes state to logic "1" with input R remaining at logic "1", output Q still remains LOW at logic level "0" and there is no change of state. Therefore, the flip-flop circuits "Reset" state has also been latched and we can define this "set/reset" action in the following truth table.

It can be seen that when both inputs S = "1" and R = "1" the outputs Q and Q can be at either logic level "1" or "0", depending upon the state of the inputs S or R BEFORE this input condition existed. Therefore the condition of S = R = "1" does not change the state of the outputs Q and Q.

However, the input state of S = "0" and R = "0" is an undesirable or invalid condition and must be avoided. The condition of S = R = "0" causes both outputs Q and Q to be HIGH together at logic level "1" when we would normally want Q to be the inverse of Q. The result is that the flip-flop looses control of Q and Q, and if the two inputs are now switched "HIGH" again after this condition to logic "1",

JK Flip Flop



Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3input NAND gates with the third input of each gate connected to the outputs at Q and Q. This cross coupling of the SR flip-flop allows the previously invalid condition of S = "1" and R = "1" state to be used to produce a "toggle action" as the two inputs are now interlocked.

If the circuit is now "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate. As Q and Q are always different we can use them to control the input. When both inputs J and K are equal to logic "1", the JK flip flop toggles as shown in the following truth table.



	Inp	ut	Outpu	ıt	
					Description
	S	R	Q	Q	
	0	0	0	0	Memory
Same					
	0	0	0	1	no change
as					
· -	0	• 1	1 ·	0	·
for the		. ,			. Reset Q » 0
	0	1	0	1	
SR					
Latch	1	0	0	1	
		• •			Set Q » 1
	.1	1	0 .	1	
	1	-1	0 ·	1	
Toggle	•				•
• •	•	•			Toggle
action	•1	• 1	1 ·	0	·

Truth Table for the JK Function

Then the JK flip-flop is basically an SR flip flop with feedback which enables only one of its two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip flop circuit.

when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visa-versa. This results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH".

Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency).


T Flip flop

The name T flip-flop is termed from the nature of toggling operation. The major applications of T flip-flop are counters and control circuits. T flip flop is modified form of JK flip-flop making it to operate in toggling region.

Whenever the clock signal is LOW, the input is never going to affect the output state. The clock



has to be high for the inputs to get active. Thus, T flip-flop is a controlled Bi-stable latch where the clock signal is the control signal. Thus, the output has two stable states based on the inputs




The T-Flip flop is the modified form of JK flip flop. The Q and Q' represents the output states of the flip flop. According to the table, based on the input the output changes its state. But the important thing to consider is all these can occur only in the presence of the clock signal. This works unlike SR flip flop & JK flip flop for the complimentary inputs. This only has the toggling function.



D Flip-flop

D Flip-flops are used as a part of memory storage elements and data processors as well. D flipflop can be built using NAND gate or with NOR gate. Due to its versatility they are available as IC packages. The major applications of D flip-flop are to introduce delay in timing circuit, as a buffer, sampling data at specific intervals. D flip-flop is simpler in terms of wiring connection compared to JK flip-flop. Here we are using **NAND gates** for demonstrating the D flip flop

Whenever the clock signal is LOW, the input is never going to affect the output state. The clock has to be high for the inputs to get active. Thus, D flip-flop is a controlled Bi-stable latch where the clock signal is the control signal. Again, this gets divided **into** positive edge triggered D flip flop and negative edge triggered D flip-flop.



The D (Data) is the input state for the D flip-flop. The Q and Q' represents the output states of the flip-flop. According to the table, based on the inputs the output changes its state. But, the important thing to consider is all these can occur only in the presence of the clock signal. This, works exactly like SR flip-flop for the complimentary inputs alone.



REGISTERS

When a number of flip flops are connected in series, this arrangement is called a Register. The stored information can be transferred within the registers; these are called as 'Shift Registers'. A shift register is a sequential circuit which stores the data and shifts it towards the output on every clock cycle. Basically shift registers are of 4 types. They are

- Serial In Serial Out shift register
- Serial In parallel Out shift register
- Parallel In Serial Out shift register
- Parallel In parallel Out shift register

Serial in Serial Out Shift Register


The input to this register is given in serial fashion i.e. one bit after the other through a single data line and the output is also collected serially. The data can be shifted only left or shifted only right. Hence it is called Serial in Serial out shift register or a SISO shift register.

As the data is fed from right as bit by bit, the shift register shifts the data bits to left. A 4-bit SISO shift register consists of 4 flip flops and only three connections.

The registers which will shift the bits to left are called "Shift left registers".

The registers which will shift the bits to right are called "Shift right registers".

As the clock signal is connected to all the 4 flip flops, the serial data is connected to the left most or right most flip flop. The output of the first flip flop is connected to the input of the next flip flop and so on.



In the above diagram, we see the shift right register; feeding the serial data input from the left side of the flip flop arrangement.

In this shift register, when the clock signal is applied and the serial data is given; only one bit will be available at output at a time in the order of the input data. The use of SISO shift register is to act as temporary data storage device. But the main use of a SISO is to act as a delay element.


Serial in Parallel Out shift register

The input to this register is given in serial and the output is collected in parallel. The clear (CLR) signal is connected in addition to clock signal to all the 4 flip flops in order to RESET them and the serial



data is connected to the flip flop at either end (depending on shift left register or shift right register). The output of the first flip flop is connected to the input of the next flip flop and so on. All the flip flops are connected with a common clock.


Unlike the serial in serial out shift registers, the output of Serial in Parallel out (SIPO) shift register is collected at each flip flop. Q_1 , Q_2 , Q_3 and Q_4 are the outputs of first, second, third and fourth flip flops, respectively. Parallel Outputs



Parallel in Serial out shift register

The input to this register is given in parallel i.e. data is given separately to each flip flop and the output is collected in serial at the output of the end flip flop.

The clock input is directly connected to all the flip flops but the input data is connected individually to each flip flop through a mux (multiplexer) at input of every flip flop. Here D1, D2, D3 and D4 are the individual parallel inputs to the shift register. In this register the output is collected in serial.



The output of the previous flip flop and parallel data input are connected to the input of the MUX and the output of MUX is connected to the next flip flop. A Parallel in Serial out (PISO) shift register converts parallel data to serial data. Hence they are used in communication lines where a number of data




lines are multiplexed into single serial data line.

Parallel in Parallel out shift register

In this register, the input is given in parallel and the output also collected in parallel. The clear (CLR) signal and clock signals are connected to all the 4 flip flops. Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.

In the 4 stage parallel in parallel out register. Qa, Qb, Qc and Qd are the parallel outputs and Pa, Pb, Pc and Pd are the individual parallel inputs. There are no interconnections between any of the four flip flops.



A Parallel in Parallel out (PIPO) shift register is used as a temporary storage device and also as a delay element similar to a SISO shift register.

COUNTERS


A **counter** is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal.

Types of counter

- Asynchronous (ripple) counter changing state bits are used as clocks to subsequent state flip-flops
- Synchronous counter all state bits change under control of a single clock
- Decade counter counts through ten states per stage
- Up/down counter counts both up and down, under command of a control input
- Ring counter formed by a shift register with feedback connection in a ring
- Johnson counter a *twisted* ring counter



Asynchronous Decade Counter



This type of asynchronous counter counts upwards on each trailing edge of the input clock signal starting from 0000 until it reaches an output 1001 (decimal 9). Both outputs QA and QD are now equal to logic "1". On the application of the next clock pulse, the output from the 74LS10 NAND gate changes state from logic "1" to a logic "0" level.

As the output of the NAND gate is connected to the CLEAR (CLR) inputs of all the 74LS73 J-K Flip-flops, this signal causes all of the Q outputs to be reset back to binary 0000 on the count of 10. As outputs QA and QD are now both equal to logic "0" as the flip-flop's have just been reset, the output of the NAND gate returns back to a logic level "1" and the counter restarts again from 0000. We now have a decade or Modulo-10 up-counter.

	Clock	Output b	it Pattern			Decimal
	Count	QD	QC	QB	QA	Value
1		0	0	0	0	0
2		0	0	0	1	1
3		0	0	1	0	2
4		0	0	1	1	3
5		0	1	0	0	4
6		0	1	0	1	5
7		0	1	1	0	6
8		0	1	1	1	7
9		1	0	0	0	8
10		1	0	0	1	9
11			Counter F	Resets its (Outputs back	to Zero


Multiplexer

4



KARPAGAM ACADEMY OF HIGHER EDUCATIONCLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: I (FLIP-FLOPS)BATCH-2017-2019

Multiplexer is a device that has multiple inputs and a single line output. The select lines determine which input is connected to the output, and also to increase the amount of data that can be sent over a network within certain time. It is also called a data selector.



The single pole multi-position switch is a simple example of non-electronic circuit of multiplexer, and it is widely used in many electronic circuits. The multiplexer is used to perform high-speed switching and is constructed by electronic components.

Multiplexers are capable of handling both analog and digital applications. In analog applications, multiplexers are made up of of relays and transistor switches, whereas in digital applications, the multiplexers are built from standard logic gates. When the multiplexer is used for digital applications, it is called a digital multiplexer.

Multiplexer Types

- Multiplexers are classified into four types:
- 2-1 multiplexer (1select line)
- 4-1 multiplexer (2 select lines)
- 8-1 multiplexer(3 select lines)
- 16-1 multiplexer (4 select lines

Multiplexer is one of the basic building units of a computer system which in principle allows sharing of a common line by more than one input lines. It connects multiple input lines to a single output line. At a specific time one of the input lines is selected and the selected input is passed on to the output line.

Relation between multiple Input lines and Selection lines


Input lines $16 = 2^4$ i.e. 4 Selection lines

Input lines will be $I_0\mbox{ - }I_{15}$

Selection lines will be S_0 - S_3




Block Diagram:



The diagram will be same as of the block diagram of 16-to-1 line multiplexer in which 8-to-1 line multiplexer Selection lines will be $S_0 - S_2$ and S_3 will be connected to 2-to-1 line multiplexer Selection and First 8-to-1 line multiplexer Input lines will be $I_0 - I_7$ and Second8-to-1 line multiplexer Input lines will be $I_8 - I_{15}$

Demultiplexer (1:16 description and truth table verification)

De-multiplexer is also a device with one input and multiple output lines. It is used to send a signal to one of the many devices. The main difference between a multiplexer and a de-multiplexer is that a multiplexer takes two or more signals and encodes them on a wire, whereas a de-multiplexer does reverse to what the multiplexer does.




1-16 demultiplexer (4 select lines)

The only input are the control input ABCD. In this logic circuit only 1 of the 16 output lines is high and therefore it is called 1 of 16 demultiplexer.



KARPAGAM ACADEMY OF HIGHER EDUCATIONCLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: I (FLIP-FLOPS)BATCH-2017-2019



Truth table of 1 to 16 DEMUX

		INP	UTS									OU	TPU	TS						
Ē	A3	A2	A1	A0	00	01	02	03	04	05	06	07	08	09	010	011	012	013	014	015
1	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	1 X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1	1 X X X X 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 0 1 1 0 0 1 1 0 1 0 0 1 1 1 0 0 0 1 1 1 0 0 1 0 1 1 1 0 1 0 1 1 0 0 1 0 1 1 0 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0	1 X X X X 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0	1 X X X X Q 0 1 0	1 X X X X X 0	1 X X X X 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0 0 0 <th>1 X X X X X 0</th> <th>1 X X X X 0</th> <th>1 X X X X 0</th> <th>1 X X X X 0</th> <th>1 X X X X 0</th> <th>1 X X X X Q 0</th> <th>1 X X X X Q 0</th> <th>1 X X X X X 0</th> <th>1 X X X X X Q 0</th> <th>1 X X X X X Q 0</th> <th>1 X X X X Q 0</th>	1 X X X X X 0	1 X X X X 0	1 X X X X 0	1 X X X X 0	1 X X X X 0	1 X X X X Q 0	1 X X X X Q 0	1 X X X X X 0	1 X X X X X Q 0	1 X X X X X Q 0	1 X X X X Q 0



Decoders


A **decoder** is a device which does the reverse of an encoder, undoing the encoding so that the original information can be retrieved. The same method used to encode is usually just reversed in order to decode.

A decoder can take the form of a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different. e.g. n-to-2ⁿ, binary-coded decimal decoders. Enable inputs must be on for the decoder to function, otherwise its outputs assume a single "disabled" output code word. Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding.

BCD to seven segment decoder

In **Binary Coded Decimal (BCD)** encoding scheme each of the decimal numbers (0-9) is represented by its equivalent binary pattern (which is generally of 4-bits).

Whereas, **Seven segment** display is an electronic device which consists of seven Light Emitting Diodes (LEDs) arranged in some definite pattern (common cathode or common anode type), which is used to display Hexadecimal numerals (in this case decimal numbers, as input is BCD i.e., 0-9).BCD to seven segment decoder has four input lines (A, B, C and D) and 7 output lines (a, b, c, d, e, f and g), this output is given to seven segment LED display which displays the decimal number depending upon inputs.



Two types of seven segment LED display:

1. **Common Cathode Type:** In this type of display all cathodes of the seven LEDs are connected together to the ground or –Vcc (hence, common cathode) and LED displays digits when some 'HIGH' signal is supplied to the individual anodes.

2. **Common Anode Type:** In this type of display all the anodes of the seven LEDs are connected to battery or +Vcc and LED displays digits when some 'LOW' signal is supplied to the individual cathodes.



But, seven segment display does not work by directly supplying voltage to different segments of LEDs. First, our decimal number is changed to its BCD equivalent signal then BCD to seven segment decoder converts that signals to the form which is fed to seven segment display.

This BCD to seven segment decoder has four input lines (A, B, C and D) and 7 output lines (a, b, c, d, e, f and g), this output is given to seven segment LED display which displays the decimal number depending upon inputs.

Digit	A	В	С	D	а	b	с	d	e	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0

From the above truth table, the Boolean expressions of each output functions can be written as

$$a = F1 (A, B, C, D) = \sum m (0, 2, 3, 5, 7, 8, 9)$$

$$b = F2 (A, B, C, D) = \sum m (0, 1, 2, 3, 4, 7, 8, 9)$$

$$c = F3 (A, B, C, D) = \sum m (0, 1, 3, 4, 5, 6, 7, 8, 9)$$

$$d = F4 (A, B, C, D) = \sum m (0, 2, 3, 5, 6, 8)$$

$$e = F5 (A, B, C, D) = \sum m (0, 2, 6, 8)$$

$$f = F6 (A, B, C, D) = \sum m (0, 4, 5, 6, 8, 9)$$

$$g = F7 (A, B, C, D) = \sum m (2, 3, 4, 5, 6, 8, 9)$$

K-Map Simplification

The below figures shows the k-map simplification for the common cathode seven-segment decoder in order to design the combinational circuit.



KARPAGAM ACADEMY OF HIGHER EDUCATION COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR **CLASS: II MSc Physics COURSE CODE: 17PHP304 UNIT: I (FLIP-FLOPS)** BATCH-2017-2019 ср_{|00} CD ABCD AB AB × × × X × × × × × × × × X × X × X × $\mathbf{c} = \mathbf{B} + \overline{\mathbf{C}} + \mathbf{D}$ $\mathbf{b} = \overline{\mathbf{B}} + \overline{\mathbf{C}} \ \overline{\mathbf{D}} + \mathbf{C}\mathbf{D}$ $a = A + C + BD + \overline{BD}$ CD ABCD CD AB AB X × X × × × X × X X × × X × × X X × $\mathbf{f} = \mathbf{A} + \overline{\mathbf{C}} \,\overline{\mathbf{D}} + \mathbf{B} \,\overline{\mathbf{C}} + \mathbf{B} \,\overline{\mathbf{D}}$ $e = \overline{B} \overline{D} + C \overline{D}$ $\mathbf{d} = \mathbf{\overline{B}} \mathbf{\overline{D}} + \mathbf{C} \mathbf{\overline{D}} + \mathbf{B} \mathbf{\overline{C}} \mathbf{D} + \mathbf{\overline{B}} \mathbf{C} + \mathbf{A}$

00	0	0	1	1	
01	1	1	0	1	
11	×	×	×	×	
10	1	1	×	×	

From the above simplification, we get the output values as



KARPAGAM ACADEMY OF HIGHER EDUCATION


BATCH-2017-2019

CLASS: II MSc Physics COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR **COURSE CODE: 17PHP304 UNIT: I (FLIP-FLOPS)**

 $a = A + C + BD + \overline{B} \overline{D}$ $b = \overline{B} + \overline{C} \overline{D} + CD$ $c = B + \overline{C} + D$ $\mathbf{d} = \overline{\mathbf{B}} \ \overline{\mathbf{D}} + \mathbf{C} \ \overline{\mathbf{D}} + \mathbf{B} \ \overline{\mathbf{C}} \ \mathbf{D} + \overline{\mathbf{B}} \ \mathbf{C} + \mathbf{A}$ $e = \overline{B} \overline{D} + C \overline{D}$ $f = A + \overline{C} \overline{D} + B \overline{C} + B \overline{D}$ $g = A + B \overline{C} + \overline{B} C + C \overline{D}$

Encoders

An encoder is a device, that converts information from one format to another. The purpose of encoder is standardization, speed, security, or saving space by shrinking size. Encoders are combinational logic circuits and they are exactly opposite of decoders. They accept one or more inputs and generate a multi bit output code.



Decimal to BCD Encoder

This type of encoder usually consists of ten input lines and 4 output lines. Each input line corresponds to the each decimal digit and 4 outputs correspond to the BCD code.

This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on the output lines.


The figure below shows the basic logic symbol of decimal to BCD encoder along with its truth table. The truth table represents the BCD code for each decimal digit.



From this we can formulate the relationship between the BCD bit and decimal digit. It is

important to note that there is no explicit input line for decimal zero. When this condition occurs, i.e.,

decimal inputs 1 to 9 all are zero, then the BCD output is 0000.



From the above table, we get the expressions as

$$Y3 = D8 + D9$$

$$Y2 = D4 + D5 + D6 + D7$$

$$Y1 = D2 + D3 + D6 + D7$$

$$Y0 = D1 + D3 + D5 + D7 + D9$$

From the above expressions, the decimal to BCD encoder logic circuit can be implemented by using set of OR gates.

Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE



Possible Questions

2 Marks

- 1. Define flip-flop.
- 2. What is called toggle?
- 3. Define multiplexer and demultiplexer.
- 4. Define decoder and encoder.
- 5. Construct 4 to 1 MUX.
- 6. Write the truth table of BCD to 7 segment display.

8 Marks

- 1. What are the types of flip flop? Explain clocked RS flip-flop.
- 2. What is called racing in JK flip-flop? How it is solved in JK master-slave flip-flop?
- 3. Explain the shift left shift right shift registers.
- 4. Explain mod 16 counter.
- 5. With a neat diagram construct and explain the working of D flip-flop.
- 6. What is called as multiplexer? Draw the circuit for an 8 input multiplexer and explain it.
- 7. Discuss about 2 to 4 and 3 to 8 decoder.
- 8. Discuss the working of a multiplexer in detail.
- 9. With a neat circuit explain BCD to seven segment decoder..
- 10. What is an encoder? Give the truth table for a octal to binary encoder.
- 11. Design a 16-inpt multiplexer using two 8-inpts multiplexers having active low strobe input.
- 12. (i) An 8 bit DAC has an output voltage range of 0-2.55 V. Define its resolution in two ways.
 - a. The digital input for a 4-bit DAC is 0110. Calculate its final output voltage.



KARPAGAM ACADEMY OF HIGHER EDUCATION

Coimbatore-641021. (For the candidates admitted from 2017 onwards)

DEPARTMENT OF PHYSICS

UNIT I (Objective Type/Multiple choice Questions each Questions carries one Mark)

DIGITAL ELECTRONICS AND MICROPROCESSOR

S.No.	OUEGEIONG			OPTIONA		17137
3. 110.	QUESTIONS	OPTION 1	OPTION 2	OPTION 3	OPTION 4	KEY
		UNIT	[-1			
1					master slave	
	Two cross coupled NAND gates make	SR Latch	RS flipflop	D flipflop	flipflop	SR Latch
2		2NAND	3NAND	4NAND	5NAND	4NAND
	D flipflop is a circuit having	gates	gates	gates	gates	gates
3						NAND
	SR latch is made by two cross coupled	AND gates	OR gates	NAND gates	NOR gates	gates
4						C. NAND
	D flipflop is constructed with	AND gates	OR gates	NAND gates	NOR gates	gates
5			The output			
		No change	would			The output
	If both inputs of an S-R NAND latch are LOW, what	will occur in the	become	The output	The output	would become
	will happen to the output?	output.	unpredictable.	will reset.	will toggle.	unpredictable.
6	Latches constructed with NOR and NAND gates tend					
	to remain in the latched condition due to which	asynchronous	low input			asynchronou
	configuration feature?	operation	voltages	cross coupling	gate impedance	s operation
7	When both inputs of a J-K flip-flop cycle, the output					
	will:	toggle	be invalid	not change	change	not change
8		The logic level	The <i>Q</i> output is	The Q output is	The Q output is	The logic level
	Which statement BEST describes the operation of a	at the D input is	0	ALWAYS	ALWAYS	at the D input
	negative-edge-triggered D flip-flop?	transferred		identical to	identical to	is transferred

PART –A(Online Examination)

		to Q on NGT		the D input	the D input.	to Q on NGT
		of CLK.		when $CLK =$		of CLK.
				PGT.		
9	The truth table for an S-R flip-flop has how many					
	VALID entries?	2	4	3	1	3
10		It has only a	It has a RACE	It has no clock	It has no Enable	It has a RACE
	What is one disadvantage of an S-R flip-flop?	single output.	condition.	input.	input.	condition.
11			The J			
			represents			
			"jump," which			
			is how the Q		The letters	
			output reacts		represent the	
		There is no	whenever the		initials of	There is no
		known	clock goes	All of the other	Johnson and	known
		significance in	HIGH and the	letters of the	King, the co-	significance in
	What is the significance of the J and K terminals on	their	J input is also	alphabet are	inventors of the	their
	the J-K flip-flop?	designations.	HIGH.	already in use.	J-K flip-flop	designations.
12			The Q output			The Q output
			is either SET			is either SET
		The output	or RESET as			or RESET as
		complement	soon as the D		The output	soon as the D
		follows the	input goes	Only one of the	toggles if one of	input goes
	Which of the following is correct for a gated D-type	input when	HIGH or	inputs can be	the inputs is	HIGH or
	flip-flop?	enabled.	LOW.	HIGH at a time.	held HIGH.	LOW.
13		transition pulse	switch	astable		switch
	One example of the use of an S-R flip-flop is as a(n):	generator	debouncer	oscillator	racer	debouncer
14			The input is			
			toggled into			
			the flip-flop			
			on the leading			
		The output will	edge of the		When both	The output
		follow the input	clock and is	If both inputs	inputs are	will follow the
		on the leading	passed to the	are HIGH, the	LOW, an	input on the
	Which of the following describes the operation of a	edge of the	output on the	output will	invalid state	leading edge
	positive edge-triggered D-type flip-flop?	clock.	trailing edge	toggle.	exists.	of the clock.

			of the clock.			
15		triggering edge of the clock pulse to the LOW-to-HIGH	triggering edge of the clock pulse to the HIGH-to- LOW	preset input to the LOW-to-	clear input to the HIGH-to-	triggering edge of the clock pulse to the LOW-to- HIGH
	Propagation delay time, t _{PLH} , is measured from the	transition of the output	transition of the output	HIGH transition of the output	LOW transition of the output	transition of the output
16	How is a <i>J</i> - <i>K</i> flip-flop made to toggle?	J = 0, K = 0	J = 1, K = 0	J = 0, K = 1	J = 1, K = 1	J = 1, K = 1
17	How many flip-flops are in the 7475 IC?	1	2	4	8	4
18	A decimal counter has	5 states	10 states	15 states	20 states	10 states
19	Special type of registers are	latch	flipflop	counters	memory	counters
20	A group of flip-flops make	clocked sequential circuit	sequential circuit	clocked combinational circuit	combinationa l circuit	clocked sequential circuit
21	How many outputs are on a BCD decoder?	4	16	8	10	10
22	Which digital system translates coded characters into a more useful form?	encoder	display	counters	decoder	decoder
23	What is the function of an enable input on a multiplexer chip?	to apply V_{cc}	to connect ground	to active the entire chip	to active one half of the chip	to active the entire chip
24	The expansion inputs to a comparator are used for expansion to a(n):	4-bit system	8-bit system	BCD system	counter system	8-bit system
25	A basic multiplexer principle can be demonstrated through the use of a:	single-pole relay	DPDT switch	rotary switch	linear stepper	rotary switch
26	How many inputs will a decimal-to-BCD encoder have?	4	8	10	16	10
27	4 to 1 mux would have	2 inputs	3 inputs	4 inputs	5 inputs	4 inputs
28	Two input mux would have	1 select line	2 select line	4 select line	3 select line	1 select line
29	A combinational circuit that selects one from many inputs	encoder	decoder	demux	mux	mux
30	4 to 1 mux would have	1 output	2 output	3 output	4 output	1 output
31	A principle regarding most IC decoders is that when the correct input is present, the related output will switch:	active-HIGH	to a high impedance	to an open	active-LOW	active-LOW

32			a LOW on all	input from a	a HIGH on all	a LOW on all
	What control signals may be necessary to operate a 1-	flasher circuit	gate enable	hexadecimal	gate enable	gate enable
	line-to-16 line decoder?	control signal	inputs	counter	circuits	inputs
33		several SSI	combinational	several Ex-	several Ex-OR	several Ex-
	One multiplexer can take the place of:	logic gates	logic circuits	NOR gates	gates	NOR gates
34	How many exclusive-NOR gates would be required					<u> </u>
	for an 8-bit comparator circuit?	4	6	8	10	8
35	How many inputs are required for a 1-of-10 BCD					
	decoder?	4	8	10	1	4
36	A BCD decoder will have how many rows in its truth					
	table?	10	9	8	3	10
37	How many possible outputs would a decoder have					
	with a 6-bit binary input?	16	32	64	128	64
38	Most demultiplexers facilitate which type of		single input,			single input,
	conversion?	decimal-to-	multiple		odd parity to	multiple
		hexadecimal	outputs	ac to dc	even parity	outputs
39	The inputs/outputs of an analog				binary-coded	
	multiplexer/demultiplexer are:	bidirectional	unidirectional	even parity	decimal	bidirectional
40			CMOS uses	CMOS uses	CMOS uses	CMOS uses
	Why can a CMOS IC be used as both a multiplexer	It cannot be	bidirectional	unidirectional	multidirectional	bidirectional
	and a demultiplexer?	used as both.	switches.	switches.	switches.	switches.
41			serial-to-			
	One application of a digital multiplexer is to		parallel			
	facilitate:	data generation	conversion	parity checking	data selector	data selector
42		The input will	One of the	The output will		The input will
		be distributed to	inputs will be	be distributed to		be distributed
		one of the	selected for	one of the		to one of the
	Why is a demultiplexer called a data distributor?	outputs.	the output.	inputs.	All the above	outputs.
43	What is the status of the inputs S_0 , S_1 , and S_2 of the					
	74151 eight-line multiplexer in order for the	$S_0 = 0, S_1 =$	$S_0 = 0, S_1 =$	$S_0 = 1, S_1 =$	$S_0 = 1, S_1 =$	$S_0 = 1, S_1 =$
	output <i>Y</i> to be a copy of input I_5 ?	1, $S_2 = 0$	0, $S_2 = 1$	1, $S_2 = 0$	0, $S_2 = 1$	0, $S_2 = 1$
44			with a			
	One way to convert BCD to binary using the	with MSI IC	keyboard			with MSI IC
	hardware approach is:	circuits	encoder	with an ALU	UART	circuits
45	It is possible for an enable or strobe input to undergo	inputs	outputs	selection lines	all of the above	inputs

	an expansion of two or more mux ICs to the digital multiplexer with the proficiency of large number of					
46	Which method of combination circuit implementation is widely adopted with maximum output functions and minimum requirement of ICs?	Multiplexer Method	Decoder Method	encoder method	parity generator method	Decoder Method
47	A binary code that progresses such that only one bit changes between two successive codes is:	nine's- complement code	8421 code	excess-3 code	Gray code	Gray code
48	How many inputs are required for a 1-of-16 decoder?	2	<u>4</u>	8	16	
49	A truth table with output columns numbered 0–15 may be for which type of decoder IC?	hexadecimal 1- of-16	dual octal outputs	binary-to- hexadecimal	hexadecimal-to- binary	hexadecimal 1-of-16
50	In a BCD-to-seven-segment converter, why must a code converter be utilized?	to convert the 4- bit BCD into 7- bit code	to convert the 4-bit BCD into 10-bit code	to convert the 4- bit BCD into Gray code	No conversion is necessary.	to convert the 4-bit BCD into 7-bit code
51	How can the active condition (HIGH or LOW) or the decoder output be determined from the logic symbol?	A bubble indicates active- HIGH	A bubble indicates active-LOW	A square indicates active- HIGH	A square indicates active- LOW	A bubble indicates active-LOW
52	If two inputs are active on a priority encoder, which will be coded on the output?	the higher value	the lower value	neither of the inputs	both of the inputs	the higher value
53	How many 74184 BCD-to-binary converters would be required to convert two complete BCD digits to a binary number?	8	4	2	1	2
54	How many select lines would be required for an 8- line-to-1-line multiplexer?	2	3	4	8	3
55	What is the normal operating condition of decoder corresponding to input & output states?	E= 0 & Outputs at '0' logic state	E = 1 & Outputs at '1' logic state	E= 0 & Outputs at '1' logic state	E= 1 & Outputs at '0' logic state	E= 0 & Outputs at '0' logic state
56	he characteristic equation of D-flipflop implies that	the next state is dependent on previous state	the next state is dependent on present state	the next state is independent of previous state	the next state is independent of present state	the next state is independent of present state
57	Which circuit is generated from D-flipflop due to addition of an inverter by causing reduction in the	Gated JK- latch	Gated SR- latch	Gated T- latch	Gated D- latch	Gated JK- latch


	number of inputs?					
58	What is/are the directional mode/s of shifting the binary information in a shift register?	Up-Down	Left - Right	Front - Back	All of the above	Left - Right
59	Which time interval specify the shifting of overall contents of the shift registers?	Bit time	shift time	word time	code time	word time
60	A counter is fundamentally a sequential circuit that proceeds through the predetermined sequence of states only when input pulses are applied				arithmetic logic	
	to it.	register	memory unit	flipflop	unit	register



CLASS: II MSc Physics COURSE CODE: 17PHP304

UNIT-2

Special Function ICs: Timer IC 555 (Block diagram, pin description), Application as Astable, monostable, bistable multivibrator - VCO IC 566 (Block diagram and pin description) - PLL IC 565 (Block diagram and pin description) - Fixed voltage Regulator ICs 7800 and 7900 series - Voltage Regulator IC 723 (description, designing for low and high voltage)






CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

Special Function Ics: Timer Ic 555 (Block Diagram, Pin Description)

It is a monolithic timing circuit that gives precise and highly stable delays of time or oscillation. These types of ICs are very cheap and reliable in cost when we compared with the OP-Amp applications in the same areas. These ICs are used as an astable and monostable multivibrators in digital log ic probes, DC-DC converters, tachometers, analog frequency meters, voltage regulators, temperature controlled and measurement devices.

The designing of IC 555 timers can be done by using various electrical and electronic components like transistors, resistors, diodes and a flip flop. The operating range of this IC ranges from 4.5V -15V DC supply. The functional parts of the 555 timer IC include flip-flop, voltage divider and a comparator. The main function of this IC is to generate an accurate timing pulse. In the monostable mode, the delay of this IC is controlled by the external components like a resistor and capacitor. In the astable mode, both the duty cycle & frequency are controlled by two external resistors and one capacitor.

The pin configuration of this I C is shown below.



Pin Configuration of 555 Timer IC GND Pin

Pin-1 is a GND pin which is used to supply a zero voltage to the IC.

Trigger Pin

Pin-2 is a trigger pin which i s used to convert the FF from set to RST (re set). The output of the timer depends on the amplitude of the external trigger pulse that is applied to the trigger pin.



Output Pin

Pin-3 is an output pin.

Reset Pin

Pin-4 is a RST pin. When the negative pulse is applied to this pin to disable or reset, and false triggering can be neglected by connecting to VCC.

Control Voltage Pin

Pin-5 is the control voltage pin used to control the pulse width of the output waveform and also the levels of threshold and trigger. When an external voltage is applied to this pin, then the output waveform will be modulated

Threshold Pin

Pin-6 is the threshold pin, when the voltage is applied to threshold pin, then it contrasts with a reference voltage. The set state of the FF can be depends on the amplitude of this pin.

Discharge Pin

Pin-7 is the discharge pin, when the output of the open collector discharges a capacitor between the intervals, then it toggles the output from high to low.

Supply Terminal


Pin-8 is the voltage supply pin which is used to supply the voltage to the IC with respect to the ground terminal.

Application As Astable Multivibrator

Astable Multivibrator using 555 An Astable Multivibrator is an oscillator circuit that continuously produces rectangular wave without the aid of external triggering. So Astable Multivibrator is also known as Free Running Multivibrator. Astable Multivibrator using 555 Timer is very simple, easy to design, very stable and low cost. It can be used for timing from microseconds to hours. Due to these reasons 555 has a large number of applications and it is a popular IC among electronics hobbyists.



CLASS: II MSc Physics COURSE CODE: 17PHP304



Astable Multivibrator using 555 Timer Circuit Diagram

The circuit diagram of a 555 Timer wired in Astable Mode. 8th pi n and 1st pin of the IC are used to give power, V cc and GND respectively. The 4th pin is RESET pin which is active low and is connected to Vcc to avoid accidental resets. 5th pin is the Control Voltage pin which is not used. So to avoid high frequency noises it is connected to a capacitor C' whose other end is connected to ground. Usually $C' = 0.01\mu$ F. The T rigger (pin 2) and Threshold (pin 6) inputs are connected to the capacitor which determines the output of the timer. Discharge pin (pin 7) is connected to the resistor Rb such that the capacitor can discharge through Rb. Diode D connected in parallel to Rb is only used when an output of duty cycle less than or equal to 50% is required.


Since the Control Voltage (pin 5) is not used the comparator reference voltages will be 2/3 Vcc and 1/3 Vcc respectively. So the output of the 555 will set (goes high) when the capacitor voltage goes below 1/3 Vcc and output will reset (goes low) when the capacitor voltage goes above 2/3 Vcc.

Working

When the circuit is switched ON, the capacitor (C) voltage will be less than 1/3 Vcc.
 So the output of the lower comparator will be HIGH and of the higher comparator will be LOW. This SETs the output of the SR Flip-flop.



- Thus the discharging transistor will be OFF and the capacitor C starts charging from Vcc through resistor Ra & Rb.
- □ When the capacitor voltage will become greater than 1/3 Vcc (less than 2/3 Vcc), the output of both comparators will be LOW and the output of SR Flip-flop will be same as the previous condition.



Astable Multivibrator using 555 Timer – Working

- □ When the capacitor voltage will becomes slightly greater than 2/3 Vcc the output of the higher comparator will be HIGH and of lower comparator will be LOW. This resets the SR Flip-flop.
- Thus the discharging transistor turns ON and the capacitor starts discharging through resistor Rb.
- □ Soon the capacitor voltage will be less than 2/3 Vcc and output of both comparators will be LOW. So the output of the SR Flip-flop will be the previous state.
- $\hfill\square$ So the discharging of capacitor continuous.
- □ When the capacitor voltage will become less than 1/3 Vcc, the output SETs since the output of lower comparator is HIGH and of higher comparator is LOW and the



CLASS: II MSc Physics
COURSE CODE: 17PHP304COURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSOR
UNIT: II (Special Function IC's)BATCH-2017-2019


capacitor starts charging again.

□ This process continuous and a rectangular wave will be obtained at the output.

Monostable Multivibrator

A monostable multivibrator (MMV) is often called a pulse generator circuit in which the duration of the pulse is determined by the R-C network, connected externally to the 555 timer. Here one state of output is stable while the other is unstable to make stable state energy is stored by an externally connected capacitor C.

The time taken in storage determines the pulse width. The schematic of a 555 timer in monostable mode of operation is shown in the figure



as a Monostable Multivibrator

Monostable Multivibrator Circuit details

Pin 1 is grounded. Trigger input is applied to pin 2. The input is kept at + VCC. To obtain transition of output from stable state to unstable state, a negative-going pulse and amplitude of greater than + 2/3 VCC is applied to pin 2. Output is taken from pin 3. Pin 4 is usually connected to + VCC Pin 5 is grounded through a 0.01 u F capacitor to avoid noise problem. Pin 6 (threshold) is shorted to pin 7. A resistor RA is connected between pins 6 and 8. At pins 7 a discharge capacitor is connected while pin 8 is connected to supply VCC.

WORKING

When the output at pin 3 is low i.e. the circuit is in a stable state, the transistor is on and capacitor- C is shorted to ground. When a negative pulse is applied to pin 2, the trigger input falls below $\pm 1/3$ VCC, the output of comparator goes high which resets the flip-flop and consequently the transistor turns off and the output at pin 3 goes high. This is the



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019


transition of the output from stable to quasi-stable state, as shown in figure. As the discharge transistor is cut off, the capacitor C begins charging toward +VCC through resistance RA with a time constant equal to RAC. When the increasing capacitor voltage becomes slightly greater than +2/3 VCC, the output of comparator 1 goes high, which sets the flip-flop. The transistor goes to saturation, thereby discharging the capacitor C and the output of the timer goes low, as illustrated in figure.

Bistable Multivibrator

A Bistable multivibrator is a type of circuit which has two stable states (high and low). It stays in the same state until and unless an external trigger input is applied.

Generally, a bistable multivibrator stays low until a trigger signal is applied and it stays high until a reset signal is applied. Bistable multi vibrators are also called as flip-flops or latches. The term flip-flop is used because it 'flips' to one state and stays there until a trigger is applied and once the trigger is applied it 'flops' back to the original state.

The circuit for a bistable multivibrator using the 555 timer is shown below



A bistable multivibrator is one of the easiest circuits that can be built using a 555 timer. It doesn't require a capacitor as the RC charging unit is not responsible for the generation of the output. The generation of high and low outputs is not dependent on the charging and discharging of the capacitor in the RC unit but rather it is controlled by the external trigger and reset signals.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

The explanation of the bi stable mode of operation of the 555 timer is as follows. The trigger and reset pins (pins 2 and 4 respectively) are connected to the supply through two resistors R_1 and R_2 so that they are always high. In all the previous cases, the reset pin is not used and in order to avoid any accidental reset, it is simply connected to VCC.

Two switches are connected between these pins and ground in order to make them go low momentarily. The switch at the trigger input will act as S (SET) input for the internal flipflop. The switch at the reset input will act as reset for the internal flip-flop.


When the switch S_1 is pressed, the voltage from VCC will bypass the trigger terminal and is shorted to ground through the resistor R_1 . Hence, the trigger pulse will momentarily go low and the output of the timer at pin 3 will become HIGH. The output stays HIGH because there is no input from the threshold pin (pin 6 is left open or better if connected to ground) and the output of the internal comparator (comparator 1) will not go high.

When the switch S_2 is pressed, the voltage from VCC will bypass the reset terminal and is shorted to ground through the resistor R_2 . This pin is internally connected to the RESET terminal of the flip-flop. When this signal goes low for a moment, the flip-flop receives the reset signal and RESETs the flip-flop.

Voltage Controlled Oscillator

A Voltage controlled oscillator is an oscillator with an output signal whose output can be varied over a range, which is controlled by the input DC voltage. It is an oscillator whose output frequency is directly related to the voltage at its input. The oscillation frequency varies from few hertz to hundreds of GHz. By varying the input DC voltage, the output frequency of the signal produced can be adjusted

Working





CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

For a Voltage controlled oscillator generating a saw tooth waveform, the main component is the capacitor who's charging and discharging actually decides the formation of the output waveform. The input is given in form a voltage which can be controlled. This voltage is converted to a current signal and is applied to the capacitor. As the current passes through the capacitor, it starts charging and a voltage starts building across it. As the capacitor charges and the voltage across it increases gradually, the voltage is compared with a reference voltage using a comparator.

When the capacitor voltage exceeds the reference voltage, the comparator generates a high logic output which triggers the transistor and the capacitor is connected to ground and starts discharging. Thus the output waveform generated is the representation of the charging and discharging of the capacitor and the frequency is controlled by the input dc voltage.


Applications of VCO

- □ Electronic jamming equipment.
- □ Function generator.
- □ Production of electronic music, for production of different types of noise.
- \Box Phase locked loop.
- □ Frequency synthesizers, used in communication circuits.

Voltage Controlled Oscillator (VCO – LM566)

A practical example of a voltage controlled oscillator (VCO) is the LM566. The LM566 is a general purpose VCO which may be used to generate square wave and triangular waveforms as a function input voltage.

The LM566 is specified for operation over 0°C to 70°C temperature range. The frequency of which is a linear function of a controlling voltage. The frequency is also controlled by an external resistor and capacitor, whose values control the free running frequency.





5 01 0 dc. Act, 1956)		
CLASS: II MSc Physics CC COURSE CODE: 17PHP304	OURSE NAME: DIGITAL ELECTRONICS AN UNIT: II (Special Function IC's)	MICROPROCESSOR BATCH-2017-2019
Pin Description:		DATCH-2017-2017
□ Pin 1: Ground (GND)		
\Box Pin 2: No connection (N	JC)	
□ Pin 3: Square wave outp	put	
Din 4: Triangular wave	output	
□ Pin 5: Modulation input		


- \Box Pin 6: Timing resistor
- □ Pin 7: Timing capacitor
- \Box Pin 8: Vcc

Applications:

- □ Function generator
- \Box Tone generator
- \Box FM modulation
- □ Frequency shift keying
- \Box Clock generator

Working of LM566:

Figure shows that the LM566 IC contains current sources to charge and discharge an external capacitor at a rate set by an external resistor R1 and the modulating dc input voltage V. A 0.001μ F capacitor is connected to pin 5 and pin 6. A Schmitt trigger circuit is used to switch the current sources between charging and discharging the capacitor and the triangular voltage produced across the capacitor and square wave from the Schmitt trigger are provided as outputs through buffer amplifiers. Both the output waveforms are buffered so that the output impedance of each is 50 f2. The typical magnitude of the triangular wave and the square wave are 2.4 V peak to peak and 5.4 V peak to peak. The free running or center-operating frequency, f0 is






Phase Locked Loop

PLL Ic 565 (Block Diagram And Pin Description)

The Phase Locked Loop concept was first developed in 1930. Since then it is used in communication systems of different types, particularly in satellite communication system. Before the invention of IC PLL, systems were very complex and costly for use in most consumer & industrial systems. Now PLL ICs are fabricated at a very low cost. Therefore their use has become attractive for many applications such as FM demodulator, Stereo demodulators, Tone detectors, frequency synthesizers etc. Bellow figure shows the block diagram of PLL which consists of phase detector, LPF, error amplifier and Voltage controlled oscillator.



The phase detector block has two inputs, external signal and oscillator signal. Phase detector detects the phase between two signals and develops an output voltage proportional to phase difference. This block also called as phase detector or phase comparator. Output of phase detector is passed through a LPF. It removes high frequency signal and passes only low frequencies. This filter is also called as loop filter because the PLL system is a closed loop system. Output of filter is amplified by amplifier. This amplified output is applied as input for VCO. This input voltage adjusts the frequency of VCO such that the VCO frequency is equal to signal frequency i.e. VCO converts input voltage into frequency i.e. acts as voltage to frequency converter.

When the signal frequency and VCO frequency is same the loop gets locked. The loop gets locked by detecting the phase difference between two inputs so called Phase Locked Loop (PLL). Without application of any external signal, VCO has some frequency called as free running frequency or centre frequency. In this initial condition loop is not locked i.e. in open condition.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019


When external signal is applied its frequency is either less or greater than VCO frequency so there is a phase difference between them. Phase detector detects the phase difference between two inputs and generates an error voltage. This is passed through LPF. After amplification it is given as a controlled voltage. This adjusts the frequency of VCO such that input frequency is equal to VCO frequency and forms locked condition. This process of locking the loop is called Capture effect.

The time required for VCO to adjust its frequency with signal frequency is called capture time. It depends on the internal parameters of system. There is some limit for input signal for which system can acquire a locked condition. This range of frequency between which the system can goes into locked condition is called capture range. This range is symmetrical about centre frequency. This capture range depends upon filter and amplifier characteristics.

If system acquires a locked condition then even if the signal frequency changes the loop remains in locked condition. The range of input frequency over which the locked condition maintained is called locked range. This also depends on amplifier and filter characteristics. Capture range is always less than lock range or almost equal; but capture range is never greater than locked range.

<u>PLL IC 565</u>

The PLL IC 565 is usable over the frequency range 0.1 Hz to 500 kHz. It has highly stable centre frequency and is able to achieve a very linear FM detection. The output of VCO is capable of producing TTL compatible square wave The dual supply is i n the range of $\pm 6V$ to $\pm 12V$. The IC can also be operated from single supply in the range 12V to 24V. The following figure shows the pin-out and the internal block schematic of PLL IC LM 565.



It is a 14 pin IC, operated from a dual power supply +V (at pin no. 10) and -V (at pin no. 1).



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

Pin 2 & 3 - Signal input for phase detector

Pin 4 - VCO output is available


Pin 4 & 5 - Shorted externally so that VCO output is applied for phase detection. In some

applications PLL loop is broken and some circuit is to be connected between pin no 4 and 5.

Pin 6 - Reference dc voltage is available

Pin 7 - Demodulated output. If input signal between pin no 2 and 3 is FM signal then at pin no 7 we get FM demodulation out put.

Pin 8 - Extern al R1 and C1 for VCO (determines free running frequency of VCO) Internal resistance R2 and external capacitor C2 forms a LPF. The value of internal resistance R2 is $3.6k\Omega$.




Features of IC 565:

- 1) Extreme stability of centre frequency typically 200ppm.
- 2) Wide range of operating vo ltage $\pm 6V$ to $\pm 12V$.
- 3) Centre frequency of VCO is programmable by means of resistor, capacitor or voltage.
- 4) TTL compatible square wave output.
- 5) Highly linear triangular wave output available at pin no.9
- 6) Loop can be broken betwee n pin no.4 and 5 and external circuit can be added.
- 7) Frequency adjustable over the range 1:10 with single capacitor.




Fixed Voltage Regulator Ics 7800 And 7900 Series

Voltage Regulators using 78XX series IC



Connection of 7815 Voltage Regulator

7815 voltage regulator (15 volts Power Supply)




The series 7800 regulators provide eight voltage options, ranging from 5 to 24 V. These ICs are designed as fixed voltage regulators and with adequate heat sinking can deliver output currents in excess of 1 A. Although these devices do not require any external component, such components can be employed for providing adjustable voltages and currents. These ICs also have internal thermal overload protection and internal short-circuit current limiting. Figure illustrates how one such IC, a 7815, is connected to provide voltage regulation with output of +15 V dc from this unit. An unregulated, input voltage V_{in} is filtered by capacitor C, and connected to the pin .1 (IN terminal) of IC. The pin 2 (OUT terminal) of the IC provides a regulated + 15 V which is filtered by capacitor C_2 (mostly for any high frequency noise). The third pin (GND terminal) of the IC is connected to ground. While the input voltage may vary over some permissible voltage range, and the output load may vary over some acceptable range, the output voltage remains constant within specified voltage variation limits. These limitations are mentioned in the manufacturer's specification sheet. In addition, the difference between input and output voltages (Vin- Vout), called the



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

dropout voltage, must be typically 20 V, even during the low point on the input ripple voltage. Furthermore, the capacitor C_1 , is required if the regulator is located an appreciable distance from a power supply filter. Even though C_2 is not required, it may be used to improve the transient response of the regulator.



The 7805 as a 0.5 A Current Source

The connection of a 7815 in a complete supply is shown in figure. The ac line voltage is stepped down to 24 V_{rms} across each half of the centre-tapped transformer. A full-wave rectifier and capacitor filter then provides an unregulated dc voltage with ac ripple of a few volts as input to the voltage regulator. The 7815 IC then provides an output of + 15 V dc.

The 7800 regulators can also be employed as current sources. A typical connection diagram of 7805 IC as a 0.5 A current source is depicted in figure.

The current supplied to the load is given as

$$\mathbf{IL} = \mathbf{V}_{\mathbf{R}} / \mathbf{R} + \mathbf{I}_{\mathbf{Q}}$$

when Iq is quiescent current in amperes (4.3 m A typically for the 7805 IC) In figure, $V_R = V_{23} = 5$ V and R = 10 ohms

So
$$I_L = 5/10 = 0.5A$$

The output voltage with respect to ground is

$$\mathbf{V}_{out} = \mathbf{V}_{\mathbf{R}} + \mathbf{V}_{\mathbf{L}}$$

The load resistance, $R_L = 10$ Ohms, therefore $V_L = 5$ V

Thus
$$V_{out} = V_R + V_L = 5 + 5 = 10$$
 V Minimum input voltage required,

$$V_{in} = V_{out} + dropout \ voltage = 10 + 2 = 12V$$

Specifications. The specification sheet of fixed positive voltage regulators of 7800 series is given below. Some considerations of a few of the more important parameters should be considered.

Absolute Maximum Ratings

Input voltage: 40 V



Continuous total power dissipation: 2 W

Operating free-air temperature range : -65 to 150° C

Output Voltage.

The specification for the 7812 indicates that its nominal output voltage is 12 V but could be as low as 11.5 V or as high as 12.5 V.

Input or Line Regulation.

The input or line regulation is seen to be typically 3 mV, to a maximum of 120 mV.

Output or Load Regulation.

The output or load regulation is seen to be typically 4 mV to a maximum of 100 mV (for output currents from 0.25 to 0.75 A). It means that the output voltage can typically vary only 4 mV from the rated 12 V dc.

Short-circuit Output Current.

The amount of current is limited to 350 m A if the output were to be short-circuited (may be by accident or by another faulty component). Peak Output Current. The typical peak output current that might be drawn from the supply is 2.2 A against rated maximum current of 1.5 A. It indicates that though the IC is rated as capable of providing 1.5 A, but somewhat more current can be drawn (possibly for a short duration of time).

Drop out Voltage.

The dropout voltage, typically 2 V, is the minimum amount of voltage across the input-output terminals that is required to be maintained if the IC is to operate as a regulator. In case the input voltage falls too low or the output rises so that at least 2 V is not maintained across the input-output terminals of IC, the IC will no longer provide voltage regulation. So input voltage is maintained large enough to ensure that the dropout voltage is provided.

VOLTAGE REGULATOR IC 723


The functional diagram of the voltage regulator is shown below. It consists of a voltage reference source (Pin 6), an error amplifier with its inverting input on pin 4 and non-inverting input on pin 5, a series pass transistor (pins 10 and 11), and a current limiting transistor on pins 2 and 3. The device can be set to work as both posistive and negaive voltage regulators with an output voltage ranging from 2 V to 37 V, and output current levels upto 150 m A. The maximum supply voltage is 40 V, and the line and load regulations are each specified as 0.01%.

The 723 Voltage Regulator IC. The functional diagram of the voltage regulator is Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE 16/19




CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

shown below. It consists of a voltage reference source (Pin 6), an error amplifier with its inverting input on pin 4 and non-inverting input on pin 5, a series pass transistor (pins 10 and 11), and a current limiting transistor on pins 2 and 3. The device can be set to work as both posistive and negaive voltage regulators with an output voltage ranging from 2 V to 37 V, and output current levels upto 150 m A. The maximum supply voltage is 40 V, and the line and load regulations are each specified as 0.01%.



The figure shown below is a positive voltage regulator with an IC 723. The output voltage can be set to any desired positive voltage between (7-37) volts. 7 volts is the reference starting voltage. All these variations are brought with the change of values in resistors R1 and R2 with the help of a potentiometer. A darlington connection is made by the transistor to Q1 to handle large load current. The broken lines in the image indicate the internal connections for current limiting. Even feedback current limiting is possible in this IC. A regulator output voltage less than the 7 V reference level can be obtained by using a voltage divider across the reference source. The potentially divided reference voltage is then connected to terminal 5.





CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: II (Special Function IC's)BATCH-2017-2019

Positive Voltage Regulator Using IC 723

The IC is provided with voltage at the lowest point on the ripple waveform, should be at least 3 V greater than the output of the regulator and greater than V_{ref} . If it is not so a high-amplitude output ripple is possible to occur.



Possible Questions

2 Marks

- 1. What are the applications of IC 555?
- 2. Draw the pin diagram of IC 566.
- 3. Give the pin configuration of IC 555.
- 4. Draw the circuit of astable multivibrator.
- 5. Draw the circuit of a monostable multivibrator.

8 Marks

- 1) Explain the pin diagram of IC 555 timer.
- 2) Explain the operation of IC 566 with the help of block diagram.
- 3) Explain the block diagram of IC 555 timer.
- 4) Explain the pin configuration of IC 565.
- 5) Draw the circuit of a bistable multivibrator using 555 timer and explain its working.
- 6) Draw the circuit of a astable multivibrator using 555 timer and explain its working.
- 7) Explain fixed voltage regulator IC 7800
- 8) Draw the circuit of a monostable multivibrator using 555 timer and explain its working.
- 9) Discuss about phase locked loop.
- 10) Draw the circuit diagram of an astable multivibrator to generate the output signal with frequency of 1kHz and the duty cycle of 75%.
- 11) Design a timer, which should turn ON heater immediately after pressing a push button and should hold heater in ON-state for 5 seconds.



KARPAGAM ACADEMY OF HIGHER EDUCATION Coimbatore-641021. (For the candidates admitted from 2017 onwards)

DEPARTMENT OF PHYSICS

UNIT II (Objective Type/Multiple choice Questions each Questions carry one Mark)

DIGITAL ELECTRONICS AND MICROPROCESSOR

PART –A(Online Examination)

~		×	, 			1
S.No.	QUESTIONS	OPTION 1	OPTION 2	OPTION 3	OPTION 4	KEY
1	The 555 timer can be used in which of the	astable,	monostable,	bistable,	astable,	astable,
	following configurations?	monostable	bistable	tristable	toggled	monostable
2	What is another name for a one-shot?	monostable	bistable	astable	tristable	monostable
3					is free-running	
				produces a	and produces a	produces a
			has two stable	continuous	continuous	continuous output
	An astable multivibrator is a circuit that:	is free-running	states	output signal	output signal	signal
4			two external	an external		
			resistors and an	resistor and two	no external	two external
		three external	external	external	resistor or	resistors and an
	The timing network that sets the output frequency	resistors are	capacitor are	capacitors are	capacitor is	external capacitor
	of a 555 astable circuit contains	used	used	used	required	are used
5		Connect a RC	Connect an	Connect a	Connect a	Connect a
	How to overcome mistriggering on the positive	network at the	integrator at the	differentiator at	diode at the	differentiator at
	pulse edges in the monostable circuit?	input	input	the input	input	the input
6	A monostable multivibrator has $R = 120k\Omega$ and the					
	time delay $T = 1000$ ms, calculate the value of C?	0.9µF	1.32µF	7.5µF	2.49µF	7.5µF
7	Which among the following can be used to detect	Monostable	Astable		None of the	Monostable
	the missing heart beat?	multivibrator	multivibrator	Schmitt trigger	mentioned	multivibrator

8				Speed control		
	A 555 timer in monostable application mode can	Pulse position	Frequency shift	and	Digital phase	Speed control and
	be used for	modulation	keying	measurement	detector	measurement
9			Connect a			
		Connect a	constant		Replace	
		constant current	current source	Replace resistor	capacitor by	Replace resistor
	How can a monostable multivibrator be modified	source to trigger	to trigger	by constant	constant	by constant
	into a linear ramp generator?	input	output	current source	current source	current source
10			Using			
	How does a monostable multivibrator used as	Using square	triangular wave	Using sawtooth	Using sine	Using square
	frequency divider?	wave generator	generator	wave generator	wave generator	wave generator
11		to compare the	to compare the	to compare the	to compare the	to compare the
		output voltages	input voltages	output voltages	input voltages	input voltages to
	What is the function of the comparators in the 555	to the internal	to the internal	to the external	to the external	the internal
	timer circuit?	voltage divider	voltage divider	voltage divider	voltage divider	voltage divider
12	The is defined as the time the output is					
	active divided by the total period of the output					
	signal.	on time	off time	duty cycle	active ratio	duty cycle
13			charge the		discharge the	
		charge the	external	discharge the	external	discharge the
		external	capacitor to	external	capacitor to	external capacitor
	What does the discharge transistor do in the 555	capacitor to	start the timing	capacitor to	start the timing	to start the timing
	timer circuit?	stop the timing	over again	stop the timing	over again	over again
14	Pulse stretching, time-delay, and pulse generation					
	are all easily accomplished with which type of					
	multivibrator circuit?	astable	monostable	multistable	bistable	monostable
15	The internal circuitry of the 555 timer consists of					
	, an <i>R-S</i> flip-flop, a transistor switch, an		a voltage	two		
	output buffer amplifier, and a voltage divider.	a comparator	amplifier	comparators	a peak detector	two comparators
16	With most monostable multivibrators, what is					
	the <i>Q</i> output when no input trigger has occurred?	low	5 volt	set	high	low
17	An astable multivibrator requires:	balanced time	a pair of		dual <i>J-K</i> flip-	
		constants	matched	no input signal	flops	no input signal

			transistors			
18	What is the difference between an astable		The astable		The astable	
	multivibrator and a monostable multivibrator?	The astable is	needs to be	The monostable	needs to be	The astable is free
		free running.	clocked	is free running	anti-clocked	running.
19		constantly				
		switches	is LOW until a	is HIGH until a		constantly
		between two	trigger is	trigger is	floats until	switches between
	The output of the astable circuit	states	received	received	triggered	two states
20		the clock	the width of the	an <i>RL</i> time	an RC time	an <i>RC</i> time
	What controls the output pulse width of a one shot?	frequency	clock pulse	constant	constant	constant
21	In a typical IC monostable multivibrator circuit, at					
	the falling edge of the trigger input, the output	value of	amplitude of		magnitude of	value of
	switches HIGH for a period of time determined by	the RC timing	the input	frequency of the	the dc supply	the RC timing
	the	components	trigger	input trigger	voltage	components
22	A monostable 555 timer has the following number					
	of stable states:	0	1	2	3	1
23			The			
		The	retriggerable	The output	The output	The output pulse
		nonretriggerable	can be	pulse can be	pulse can be	can be stretched
	What is the difference between a retriggerable one	can only be	triggered many	stretched with a	stretched with	with a
	shot and a nonretriggerable one shot?	triggered once	times	nonretriggerable	a retriggerable	retriggerable
24			extend the		double the	extend the pulse
	Triggering a retriggerable one shot during pulse	time out the	pulse to this		original pulse	to this trigger
	generation will	original pulse	trigger width	have no effect	width	width
25		its output	it requires a		the circuit does	
		switches	trigger to	it requires a sine	not require a	it requires a
	The monostable multivibrator circuit is not an	between two	obtain an	wave input	dc power	trigger to obtain
	oscillator because	states	output signal	signal	supply	an output signal
26	A retriggerable one shot has a pulse of 10 ms. 3 ms					
	after being triggered, another trigger pulse is					
	applied. The resulting output pulse will be	_	_			
	ms	3	7	10	13	13
27	What is another name for a bistable multivibrator?	an on-off switch	an oscillator	a flip-flop	none	a flip-flop

28	Which mode of operation is being used when a 555					
	timer chip has two external resistors and an			Schmitt		
	external capacitor?	monostable	pulse stretching	triggering	astable	astable
29	For a PLL IC 565 with timing resistor & timing					
	capacitor of about 15 k Ω & 0.02 μ F respectively,					
	what would be the value of output frequency (f0)?	433.33 Hz	833.33 Hz	1000 Hz	2500 Hz	833.33 Hz
30	In VCO IC 566, the value of charging &					
	discharging is dependent on the voltage applied at	Triangular wave	Square wave	Modulating	All of the	
		output	output	input	above	Modulating input
31	According to transfer characteristics of PLL, the					
	phase error between VCO output & incoming					
	signal must be maintained between in					
	order to maintain a lock	0 & Pi	0 & pi/2	0 & 2pi	pi & 2pi	0 & Pi
32	Which characteristic of PLL is defined as the range					
	of frequencies over which PLL can acquire lock	Free-running				
	with the input signal?	state	Pull-in time	Lock-in range	Capture range	Capture range
33	In PLL, the capture range is alwaysthe					
	lock range.	greater than	equal to	less than	zero	less than
34		Output				
		frequency	Output	There is no		
		changes by	frequency does	relation		Output frequency
	Once the phase is locked, the PLL tracks the	same amount as	not change as	between input		changes by same
	variation in the input frequency. This indicates that	that of input	that of input	& output	output remain	amount as that of
		frequency	frequency	frequencies	constant	input frequency
35	In the locked state of PLL, the phase error between					
	the input & output is	maximum	moderate	minimum	zero	minimum
36		Its output	Phase to the	Phase of the	All of the	
	Basically, PLL is used to lock	frequency	frequency	input signal	above	All of the above
37				Voltage		Voltage
	Which device is used for diagnostic purposes and		Monolithic	Controlled		Controlled
	for recording?	Low pass filter	PLL	Oscillator	high pass filter	Oscillator
38	Determine the value of current flow in VCO, when					
	the NE566 VCO external timing resistor	3 mA	12 mA	7 mA	10 mA	7 mA

	$RT = 250\Omega$ and the modulating input voltage					
	Vc=3.25V.(Assume Vcc=+5v).					
39	calculate the value of external timing capacitor, if					
	no modulating input signal is applied to VCO.					
	Consider fo=25 kHz and RT=5 k Ω .	6 nF	100 nF	2 nF	10 nF	2 nF
40			Reduce the	Provides	increase the	
		High noise	bandwidth of	dynamic range	bandwidth of	High noise
	What is the advantage of using filter?	immunity	PLL	of frequencies	PLL	immunity
41	Calculate the voltage to frequency conversion					
	factor, where fo=155Hz and Vcc=10V.	130	124	134	116	124
42					timing	
	The pulse width out of a one-shot multivibrator	supply voltage	timing resistor		capacitance	supply voltage
	increases when the:	increases	decreases	UTP decreases	increases	increases
43	If the resistor in the Schmitt trigger astable					
	multivibrator is a variable resistor, what part of the		the amplitude		the period of	
	output voltage waveform will change when the	the shape of the	of the	the period of the	the	the period of the
	resistance is changed?	waveform	waveform	waveform	wavenumber	waveform
44	The 7812 regulator IC provides	5 volt	(- 5 volt)	12 V	(-12 volt)	12 V
45	The 7805 regulator IC provides	5 volt	(- 5 volt)	12 V	(-12 volt)	5 volt
46	The 7912 regulator IC provides	5 volt	(- 5 volt)	12 V	(-12 volt)	(-12 volt)
47	In LM317 voltage regulator, what is the minimum					
	value of voltage required between its input &					
	output in order to supply power to an internal					
	circuit?	1V	3V	5V	10V	3V
48	In a linear IC voltage regulator, series pass					
	transistor always operates in region	Active	Saturation	Cut-off	none	Active
49	Switching regulators are series type regulators,					
	which has power dissipation &	increased,	increased,	reduced,	reduced,	reduced,
	efficiency	increased	reduced	increased	reduced	increased
50	The % load regulation of a power supply should be					
	ideally & practically	zero, small	small, zero	zero, large	large, zero	zero, small
51	Voltage regulators keep a constant	dc	ac	ripple	dc and ac	dc

	output voltage when the input or load varies within limits.					
52	In which period is the capacitor filter discharged through the load in a full-wave rectifier?	The time during the positive cycle	The time during which the diodes are not conducting	The time during which the diode(s) is (are) conducting	The time during the negative cycle	The time during which the diodes are not conducting
53	What is the range of the voltage level of the LM317 adjusted voltage regulator?	0 V to 5 V	1.2 V to 37 V	-5 V to -24 V	5 V to 24 V	1.2 V to 37 V
54	In an unregulated power supply, if load current increases, the output voltage	Remains the same	Decreases	Increases	zero	Decreases
55	In an unregulated power supply, if input a.c. voltage increases, the output voltage	Remains the same	Decreases	Increases	zero	Increases
56	A power supply which has voltage regulation of is unregulated power supply	0%	5%	10%	8%	10%
57	An ideal regulated power supply is one which has voltage regulation of	0%	5%	10%	8%	0%
58	For a PLL IC 565 with timing resistor & timing capacitor of about 15 k Ω & 0.02 μ F respectively, what would be the value of output frequency (f ₀)?	433.33 Hz	833.33 Hz	1000 Hz	2500 Hz	833.33 Hz
59	In VCO IC 566, the value of charging & discharging is dependent on the voltage applied at	Triangular wave output	Square wave output	Modulating input	R and C	Modulating input
60	According to transfer characteristics of PLL, the phase error between VCO output & incoming signal must be maintained between in	0 % -	0 % -/2	0 8 2-	- & 2-	0.8
	order to maintain a lock	0 & π	$0 \& \pi/2$	$0 \& 2\pi$	π & 2π	0 & π



CLASS: II MSc Physics COURSE CODE: 17PHP304 COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR UNIT: III (MICROPROCESSOR) BATCH-2017-2019

UNIT-3

Microprocessor: Microprocessor Architecture, Pin out configuration of 8085-bus organization and timings –address bus, data bus, multiplexing address/data bus and control and status signal, Interrupts: maskable and non-maskable interrupt (concept),8085 interrupt.





CLASS: II MSc Physics
COURSE CODE: 17PHP304COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR
UNIT: III (MICROPROCESSOR)MICROPROCESSOR
BATCH-2017-2019

MICROPROCESSOR:

8085 is pronounced as "eighty- eighty-five" microprocessor. It is an 8-bit microprocessor

designed by Intel in 1977 using NMOS technology.

It has the following configuration -


- 8-bit data bus
- 16-bit address bus, which can address upto 64KB
- A 16-bit program counter
- A 16-bit stack pointer
- Six 8-bit registers arrange d in pairs: BC, DE, HL
- Requires +5V supply to operate at 3.2 MHZ single phase

clock It is used in washing machines, microwave ovens, mobile

phones, etc.

MICROPROCESSOR ARCHITE CTURE,

The architecture of 8085 with this following image -





CLASS: II MSc Physics
COURSE CODE: 17PHP304COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR
UNIT: III (MICROPROCESSOR)MICROPROCESSOR
BATCH-2017-2019

X, []	1	40 U V	CC
X2 [2	39 🗆 H	OLD
RST OUT	3	38 🗆 H	LDA
SOD 🗆	4	37 🗆 c	LK OUT
SID 🗆	5	36 🗆 R	ST IN
TRAP	6	35 🗆 R	EADY
RST7.5 🗆	7	34 🗆 10	D/M
RST6.5	8	33 🗆 S	1
RST5.5 🗆	9	32 🗆 R	D
INTR 🗆	10	31 🗖 🗸	VR
INTA	11	30 🗆 A	LE
AD _o	12	29 🗆 S	0
AD ₁	13		15
AD ₂	14		14
AD, [15		13
AD4	16	25 🗆 A	12
AD ₅	17	24 2 4	11
AD ₆	18		10
AD ₇	19	22 2 4	9
GND	20	21 🗆 🗸	

pin diagram of 8085

8085 up is an 8-bit general purpose microprocessor capable of addressing 64Kb of memory.

The device has 40 pins,+5 V power supply, operate on 3 to 5 MHZ frequency single phase clock. **PIN OUT CONFIGURATION OF 8085-**

All the signals can be classified in 8085 up pin diagram into six groups –

1) Address Bus: in this 16 signals lines. These lines are splits into two

segments - a) A_{15} - A_8 – unidirectional and used for the higher order address

(MSB).

b)AD₇-AD₀ – Dual purpose such as data bus as well as lower address data bus(LSB).

2) Control and status signals: these signals are used to identify the nature of operation.

Three control signals that are-

RD – it is a active low signal. Which indicate that the selected IO or Memory device is to be read Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE 3/10



CLASS: II MSc Physics
COURSE CODE: 17PHP304COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR
UNIT: III (MICROPROCESSOR)MICROPROCESSOR
BATCH-2017-2019

and data is available on the data bus.

WR-it is a active low signal which indicate that the data on the data bus are to be written into a selected memory or IO location.

ALE- it is a +ve going pulse generated everytime the 8085 begins an operation (machine cycle):

which indicate that the bits on AD₇-AD₀ are address bits.

Three status signals that are -

IO/M- this is a status signal used to differentiate between IO and Memory operations.when it is high then IO operation and When it is low then Memory operation.

S1 and S0- status signals, similar to IO/M, can identify various operations. that are rarely used in the systems.

3) Power supply:

VCC : +5 V VSS : Ground

4) Clock Frequency:

X1, X2: A crystal (RC,LC N/W) is connected at these two pins. this frequency is internally divided by 2.

CLK OUT: clock output this signal can be used as the system clock for the other devices.

5) Externally initiated signals: In this

Five interrupt signals: TRAP, RST 7.5, RST 6.5, RST 5.5, INTR.

INTA: interrupt acknowledge

RESET IN: It is a active low signal. When active program counter is set to zero.

RESET OUT: This signal indicates that the MPU is being reset, the signal can be used to reset other devices.

READY: If ready is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If ready is low, the CPU will wait for ready to go high before completing the read or write cycle.

HOLD: this signal indicate that another master is requesting the use of the address and data buses. HLDA: HOLD Acknowledge indicates that the CPU has received the Hold request and that it will relinquish the buses I the next clock cycle. HLDA goes low after the HOLD request is removed. The CPU takes the buses one half clock cycle HLDA goes low.

6) Serial I/O ports:

SOD: serial output data line. The output SOD is set or reset as specified by the SIM instruction.

SID: Serial input data line, the data on this line is loaded into accumulator whenever a RIM instruction is executed.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: III (MICROPROCESSOR)Three control signals that are

Three control signals that are-

 \mathbf{RD} – it is a active low signal. Which indicate that the selected IO or Memory device is to be read and data is available on the data bus.

WR-it is a active low signal w hich indicate that the data on the data bus are to be written into a selected memory or IO location.

ALE- it is a +ve going pulse g enerated every time the 8085 begins an ope ration (machine cycle):

which indicate that the bits on A D₇-AD₀ are address bits.

Three status signals that are -

IO/M- this is a status signal used to differentiate between IO and Memory operations. when it is high then IO operation and When it is low then Memory operation.

S1 and S0- status signals ,similar to IO/M, can identify various operations that are rarely used in the systems.


BUS ORGANIZATION AND TIMINGS

There are three buses in Microp rocessor:

- **1.Address Bus**
- 2.Data Bus

3.Control Bus

Address Bus:-Genearly, Microprocessor has 16 bit address bus. The bus over which the CPU sends out the address of the memory location is known as Address bus. The address bus carries the address of memory location to be written or to be read from.



The address bus is unidirectional. It means bits flowing occurs only in on e direction, only from microprocessor to peripheral de vices.

Here, $2^{16} = 65536$ bytes or 64 Kb

So we can say that it can access upto 64 kb memory location.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: III (MICROPROCESSOR)BATCH-2017-2019Q.>If a processor has 4 GB m emory then how many address lines are required to access this

memory?

Ans: 4GB=4 * 1GB $4 = 2^{2}$ $1GB = 2^{30}$ $4GB = 2^{2} * 2^{30} = 2^{32}$

So 32 address lines are required to access the 4 GB memory.

2.Data Bus:-8085 Microprocessor has 8 bit data bus. So it can be used to carry the 8 bit data starting from 0000000H(00H) to 11111111H(FFH). Here 'H' tells the Hexadecimal Number. It is bidirectional. These lines are used for data flowing in both direction means data can be transferred or can be received through these lines. The data bus also connects the I/O ports and CPU. The largest number that can appear on the data bus is 11111111.

It has 8 parallel lines of data bus. So it can access upto $2^8 = 256$ data bus lines.

3.Control Bus:-The control bus is used for sending control signals to the memory and I/O devices. The CPU sends control signal on the control bus to enable the outputs of addressed memory devices or I/O port devices.

Some of the control bus signals are as

follows: 1. Memory read


2.Memory write

3.I/O read

4.I/O write.

MULTIPLEXING ADDRESS/DATA BUS AND CONTROL AND STATUS SIGNAL,

In Intel 8085 microprocessor lower order address bus is multiplexed with data bus. This is done to reduce the size of microprocessor. Because we dont require address and data bus at the same time, we can have a common bus for address and data. To select a memory location, we need address first, when the location is selected after that we have to transfer the data with that selected location.



In the first T-state of a machine cycle we need the address bus because we have to address to



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: III (MICROPROCESSOR)BATCH-2017-2019memory. At this time ALE (Address latch enable) signal becomes active and it enables the latch.

When the latch is enabled, output of the latch becomes equal to the output of AD7-AD0, hence demultiplexing of AD7-AD0 to lower order address bus(A7-A0) is achieved. The higher order address bus is already available as A15-A8.

The data bus contains unspecified data and is in no use because the processor is just addressing at this time, no data transfer could take place.

After first T-state, ALE becomes Low, hence disables the latch. So the output of latch gets disconnected from the microprocessor.

INTERRUPTS: MASKABLE AND NON-MASKABLE INTERRUPT (CONCEPT),

Interrupt is a signal send by an external device to the processor, to the processor to perform a particular task or work. Mainly in the microprocessor based system the interrupts are used for data transfer between the peripheral and the microprocessor.

When a peripheral is ready for data transfer, it interrupts the processor by sending an appropriate signal to the interrupt pin of the processor. If the processor accepts the interrupt then the processor suspends its current activity and executes an interrupt service subroutine to complete the data transfer between the peripheral and processor. After executing the interrupt service routine the processor resumes its current activity. This type of data transfer scheme is called interrupt driven data transfer scheme.

TYPES OF INTERRUPTS

The interrupts are classified into software interrupts and hardware interrupts.

• The software interrupts are program instructions. These instructions are inserted at desired locations in a program. While running a program, lf a software interrupt instruction is encountered, then the processor executes an interrupt service routine (ISR).

• The hardware interrupts are initiated by an external device by placing an appropriate signal at the interrupt pin of the processor. If the interrupt is accepted, then the processor executes an interrupt service routine (ISR).

INTERRUPTS OF 8085

The software interrupts are program instructions. When the instruction is executed, the processor executes an interrupt service routine stored in the vector address of the software interrupt instruction. The software interrupts of 8085 are RST 0, RST 1, RST 2, RST 3, RST 4, RST 5, RST 6 and RST 7.



CLASS: II MSc Physics
COURSE CODE: 17PHP304COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR
UNIT: III (MICROPROCESSOR)MICROPROCESSOR
BATCH-2017-2019

The vector addresses of software interrupts are given in table below.

Interrupt	Vector address	Interrupt	Vector address
RST 0 RST 1	0000 _H 0008 _H	RST 7.5 RST 6.5	003С _н 0034 _н
RST 2 RST 3	0010 _H 0018 _H	RST 5.5 TRAP	0034 _H 002C _H 0024.
RST 4 RST 5	0020 _H 0028 _H	IRAF	0024 _H
RST 6 RST 7	0030 _H 0038 _H		

The software interrupt instructions are included at the appropriate (or required) place in the main program. When the processor encounters the software instruction, it pushes the content of PC (Program Counter) to stack. Then loads the Vector address in PC and starts executing the Interrupt Service Routine (ISR) stored in this vector address. At the end of ISR, a return instruction - RET will be placed. When the RET instruction is executed, the processor POP the content of stack to PC. Hence the processor control returns to the main program after servicing the interrupt. Execution of ISR is referred to as servicing of interrupt.

8085 INTERRUPT.

- Peripheral device activates interrupt by activating the respective pin.
- In response to the interrupt request, microprocessor completes the current instruction execution in main program and transfer program control to interrupt service routine.
- In ISR routine, required task is completed. Task may be to read data, to write data, to update the status, to update the counter etc.
- After completing the task, the program control is transferred back to the main program. These types of interrupts where the microprocessor pins are used to receive interrupt requests are called hardware interrupts.
- The microprocessor 8085 has five hardware interrupts. They are TRAP, RST 7.5, RST 6.5,
- RST 5.5 and INTR.

TRAP:

- It is a non-mask-able edge and level triggered interrupt.
- It is unaffected by any mask or interrupt enable.
- The TRAP signal must make a LOW to HIGH transition and remain HIGH until acknowledged. This avoids false triggering due to noise or glitches.
- It has the highest priority among all interrupts.
- This interrupt transfers the microprocessor's control to location 0024 H.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: III (MICROPROCESSOR)BATCH-2017-2019

RST 7.5:

- It is mask-able, edge triggered interrupt request input line. This interrupt is triggered at the rising edge of the signal.
- It has highest priority among all mask-able interrupts and second priority among all interrupts.
- The interrupt vector location for this interrupt is 003C H.

RST 6.5 and RST 5.5:

- These are level triggered, mask-able interrupt request input lines.
- RST 6.5 transfers microprocessor's control to location 0034 H while RST 5.5 transfers microprocessor's control to location 002C H.

INTR:

- It is level triggered, mask-able interrupt request input line.
- This interrupt works in conjunction with RST N or CALL instruction.

Software interrupts-

- 1) In case of software interrupts the cause of the interrupt is the execution of the instruction.
- The microprocessor 8085 has eight instructions. These eight instructions are RST 0 to RST 7. Such interrupts are called as software interrupts.
- 3) They allow the microprocessor to transfer program control from the main program to the subroutine program i.e. predefined service routine addresses.
- 4) Predefined service routine is also referred to as ISR.

After completing the subroutine program, the program control returns back to the main program.

The vector locations for RST N instruction are as follows-

Instruction	Address of ISR
RST 0	0000H (8X0)=0000H
RST 1	0008H (8X1)=0008H
RST 2	0010H (8X2)=0010H
RST 3	0018H (8X3)=0018H
RST 4	0020H (8X4)=0020H
RST 5	0028H (8X5)=0028H
RST 6	0030H (8X6)=0030H
RST 7	0038H (8X7)=0038H



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: III (MICROPROCESSOR)BATCH-2017-2019

Possible Questions

2 Marks

- **1.** What is called microprocessor?
- 2. What is called bus?
- **3.** Define interrupts.
- 4. Define software interrupts.
- 5. What is the necessity of interrupts?
- 6. What are the functions of pin 7, 8, 9, 10 and 39 of 8085?

8Marks

- 1) Explain the pin out configuration of 8085.
- 2) What is an interrupt? Explain different 8085 interrupt?
- 3) Give a note on address and data bus.
- 4) Discuss about the interrupts of 8085.
- 5) Discuss the architecture of INTEL 8085 with a neat diagram.
- 6) Explain the architecture of 8085 microprocessor.
- 7) Explain software and hardware interrupts of 8085.

8) Explain INTR of 8085 using 8 to 3 encoder.



Coimbatore-641021. (For the candidates admitted from 2017 onwards)

DEPARTMENT OF PHYSICS

UNIT III (Objective Type/Multiple choice Questions each Questions carries one Mark)

DIGITAL ELECTRONICS AND MICROPROCESSOR

S.No						
•	QUESTIONS	OPTION 1	OPTION 2	OPTION 3	OPTION 4	KEY
1	Which interrupt has the highest priority	INTR	TRAP	RST 6.5	RST 4.5	RST 6.5
2	What is the RST for the TRAP?	RST 5.5	RST 4.5	RST 6.5	RST 4	RST 4.5
3	Which are software interrupts?	RST 0-7	RST 5.5-7.5	RST 6.5	INTR, TRAP	RST 0-7
4	How many buses are connected as part of the 8085A microprocessor?	2	3	4	8	3
5	How many bits are used in the data bus?	7	8	9	16	8
6	The items that you can physically touch in a computer system are called:	software	firmware	hardware	software and hardware	hardware
7	When was the first 8-bit microprocessor introduced?	1969	1974	1979	1985	1974
8	I/O mapped systems identify their input/output devices by giving them a(n)	8-bit port number	16-bit port number	8-bit buffer number	8-bit instruction	8-bit port number
0	The register in the 8085A that is used to keep track of the memory address of the next op-code to be	stack pointer		instruction		
9	run in the program is the:	stack pointer	program counter	pointer	accumulator	program counter
10	The microprocessor 8085 has basic instructions and opcodes	80,246	70,346	80,346	70,246	80,246
11	What does the microprocessor speed depends on	clock	data bus width	address bus width	sixe of register	address bus width

PART –A(**Online Examination**)

	The number of software interrupts in 8085 is					
12		5	8	9	10	8
	Which is a 8 bit microprocessor?				Motorala MC	Motorala MC
13		Intel 4040	Pentium	8088	6801	6801
	In an 8085 based system, the maximum number of					
	input output devices can be connectedusing I/0					
14	mapped I/O method is	64	512	256	65536	512
	Intel Itanium processor are designed for	servers and				
		personal		personal		
15		computers	servers only	computers only	calculators	servers only
					It	It
					is both positive	is both positive
	The TRAP is one of the interrupts available its		It is		edge triggered	edge triggered
	INTEL 8085. Which one of the	It is level trigge	negative edge tri	It is positive	and level trigger	and level trigger
16	followingstatements is true of TRAP?	red	ggered	edge triggered	ed	ed
		16-bit parallel		8-bit parallel	16-bit serial	8-bit parallel
17	The 8085A is a(n):	CPU	8-bit serial CPU	CPU	CPU	CPU
	The status that cannot be operated by direct					
18	instructions is	Су	Z	Р	AC	AC
	Which bus is a bidirectional bus?			address bus and		
19		address bus	data bus	data bus	control bus	data bus
	Which of the following buses is primarily used to					
	carry signals that direct other ICs to find out what				address decoder	
20	type of operation is being performed?	address bus	data bus	control bus	bus	control bus
	What kind of computer program is used to convert					
21	mnemonic code to machine code?	debug	assembler	C++	fortran	assembler
			control and			control and
		operand,	timing, register,		arithmetic/logic	timing, register,
		register, and	and	control and	unit (ALU),	and
	Which of the following are the three basic sections	arithmetic/logic	arithmetic/logic	timing, register,	memory, and	arithmetic/logic
22	of a microprocessor unit?	unit (ALU)	unit (ALU)	and memory	input/output	unit (ALU)
23	Intel 8085 is a bit microprocessor.	4 bit	8 bit	16 bit	32 bit	8 bit
		Co processor is	Co processor is	Co processor is		Co processor is
		interfaced in	interfaced in min	interfaced in	Supports	interfaced in
24	In 8085 are of the following statements is not true	max mode	mode	max/min mode	pipelinig	min mode

	and are treated as a 16 bit unit for					
25	stack operation.	PSW and ACC	CS and P	Z and S	PC and SP	PSW and ACC
	The width of address bus and data bus in 8085 are					
26	respectively	16, 8	8,16	8,8	16,16	16, 8
	memory locations can be addressed					
27	directly by Intel 8085.	34 K	44K	54 K	64 K	64 K
	Identify the non makeable interrupt in the					
28	following	RST4.5	RST5.5	RST6.5	RST 7.5	RST4.5
	In response to RST 7.5 interrupt, the execution of					
29	control transfers to memory location	0000H	002CH	0034H	003CH	003CH
	The second part of the instruction is the data to be					
30	operated on, and it is called	opcode	operand	instruction cycle	fetch cycle	operand
	The first part of an instruction which specifies the					
	task to be performed by the computer is called					
31		opcode	operand	instruction cycle	fetch cycle	opcode
32	Which of the following is a one-byte instruction?	MVI B, 05	LDA 2500H	IN 01	MOV A,B	MOV A,B
			RST6.5 &	RST7.5 &	RST2.5 &	RST6.5 &
33	What are level Triggering interrupts?	INTR & TRAP	RST5.5	RST6.5	RST6.2	RST5.5
	The necessary steps carried out to perform the					
	operation of accessing either memory or I/O		execute		instruction	
34	Device, constitute a	fetch operation	operation	machine cycle	cycle	machine cycle
35	The status of S0 and S1 pins for memory write is.	0, 0	0,1	1,0	1,1	1,0
36	The status of S0 and S1 pins for memory fetch is.	0, 0	0, 1	1,0	1,1	1,1
37	The interrupt vector address for RST 6.5 is	0000H	0034H	0018H	002CH	0034H
38	The interrupt vector address for RST 5.5 is	0000H	0034H	0018H	002CH	002CH
	The difference between memory and storage is					
	that the memory is and storage	Temporary,	Permanent,		None of the	Temporary,
39	is	permanent	temporary	Slow, fast	above	permanent
	Which of the Following holds the ROM, CPU,				None of the	
40	RAM and expansion cards.	Hard disk	Floppy disk	Mother board	above	Mother board
	The language that the computer can understand and	Machine	Application		None of the	Machine
41	execute is called	language	software	System program	above	language
	Actual execution of instructions in a computer				None of the	
42	takes place in	ALU	Control Unit	Storage unit	above	ALU

	Execution of two or more programs by a single			Multiprogrammi	None of the	Multiprogramm
43	CPU is known as:	Multiprocessing	Time sharing	ng	above	ing
		A collection of		A collection of		A collection of
		hardware	A collection of	input-output	none of the	software
44	Operating system is	components	software routines	devices	above	routines
	The part of machine level instruction, which tells				None of the	
45	the central processor what was to be done is	Operation code	Address	Operand	above	Operation code
	The communication line between the CPU,					
46	memory and peripherals is called a	Bus	line	media	none of these	Bus
	The language that the computer can understand and	Machine	Application		None of the	Machine
47	execute is called	language	software	System program	above	language
48	The First Microprocessor was	Intel 4004	8080	8085	4008	Intel 4004
49	The address bus flow in	bidirection	unidirection	Mulidirection	Circular	unidirection
50	Status register is also called as	Accumulator	Stack	Counter	flags	flags



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

UNIT-4

Programming Model of 8085: Instruction set-Data transfer, arithmetic, logical and branch instruction-Addressing modes -16 bit data transfer and memory related instructions-stack and subroutine instructions.

Simple Program: 8 bit addition-subtraction-multiplication- finding largest and smallest number, ascending and descending order, 16 bit addition



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019INSTRUCTION SET-DATA TRANSFER ARITHMETIC, LOGICAL AND

BRANCH INSTRUCTION

The 8086 microprocessor supports 8 types of instructions -

- Data Transfer Instructions
- Arithmetic Instructions
- Bit Manipulation Instructions
- String Instructions
- Program Execution Transfer Instructions (Branch & Loop Instructions)
- Processor Control Instructions
- Iteration Control Instructions
- Interrupt Instructions

Let us now discuss these instruction sets in detail.

Data Transfer Instructions

These instructions are used to transfer the data from the source operand to the

destination operand. Following are the list of instructions under this group -

Instruction to transfer a word

- MOV Used to copy the byte or word from the provided source to the provided destination.
- **PUSH** Used to put a word at the top of the stack.
- POP Used to get a word from the top of the stack to the provided location.
- **PUSH A** Used to put all the registers into the stack.
- **POP A** Used to get words from the stack to all registers.
- **XCHG** Used to exchange the data from two locations.
- XLAT Used to translate a byte in AL using a table in the memory.

Instructions for input and output port transfer

- IN Used to read a byte or word from the provided port to the accumulator.
- **OUT** Used to send out a byte or word from the accumulator to the provided port.

Instructions to transfer the address

- LEA Used to load the address of operand into the provided register.
- LDS Used to load DS register and other provided register from the memory
- LES Used to load ES register and other provided register from the memory.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019Instructions to transfer flag registers

- LAHF Used to load AH with the low byte of the flag register.
- **SAHF** Used to store AH register to low byte of the flag register.
- **PUSHF** Used to copy the flag register at the top of the stack.
- **POPF** Used to copy a word at the top of the stack to the flag register.

Arithmetic Instructions

These instructions are used to perform arithmetic operations like addition, subtraction,

multiplication, division, etc.

Following is the list of instructions under this group -

Instructions to perform addition

- ADD Used to add the provided byte to byte/word to word.
- ADC Used to add with carry.
- INC Used to increment the provided byte/word by 1.
- AAA Used to adjust ASCII after addition.
- DAA Used to adjust the decimal after the addition/subtraction operation.

Instructions to perform subtraction

- SUB Used to subtract the byte from byte/word from word.
- SBB Used to perform subtraction with borrow.
- **DEC** Used to decrement the provided byte/word by 1.
- NPG Used to negate each bit of the provided byte/word and add 1/2's complement.
- **CMP** Used to compare 2 provided byte/word.
- AAS Used to adjust ASCII codes after subtraction.
- **DAS** Used to adjust decimal after subtraction.

Instruction to perform multiplication

- MUL Used to multiply unsigned byte by byte/word by word.
- **IMUL** Used to multiply signed byte by byte/word by word.
- AAM Used to adjust ASCII codes after multiplication.

Instructions to perform division

- **DIV** Used to divide the unsigned word by byte or unsigned double word by word.
- **IDIV** Used to divide the signed word by byte or signed double word by word.
- AAD Used to adjust ASCII codes after division.
- **CBW** Used to fill the upper byte of the word with the copies of sign bit of the lower byte.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

• **CWD** – Used to fill the upper word of the double word with the sign bit of the lower word.

Bit Manipulation Instructions

These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.

Following is the list of instructions under this group

Instructions to perform logical operation

- NOT Used to invert each bit of a byte or word.
- **AND** Used for adding each bit in a byte/word with the corresponding bit in another byte/word.
- **OR** Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.
- **XOR** Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.
- **TEST** Used to add operands to update flags, without affecting operands.

Instructions to perform shift operations

- SHL/SAL Used to shift bits of a byte/word towards left and put zero(S) in LSBs.
- SHR Used to shift bits of a byte/word towards the right and put zero(S) in MSBs.
- SAR Used to shift bits of a byte/word towards the right and copy the old MSB into the new MSB.

Instructions to perform rotate operations

- **ROL** Used to rotate bits of byte/word towards the left, i.e. MSB to LSB and to Carry Flag [CF].
- **ROR** Used to rotate bits of byte/word towards the right, i.e. LSB to MSB and to Carry Flag [CF].
- RCR Used to rotate bits of byte/word towards the right, i.e. LSB to CF and CF to MSB.
- RCL Used to rotate bits of byte/word towards the left, i.e. MSB to CF and CF to LSB.

String Instructions

String is a group of bytes/words and their memory is always allocated in a sequential order.

Following is the list of instructions under this group -

• **REP** – Used to repeat the given instruction till $CX \neq 0$.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

- **REPE/REPZ** Used to repeat the given instruction until CX = 0 or zero flag ZF = 1.
- **REPNE/REPNZ** Used to repeat the given instruction until CX=0 or zero flag ZF = 1.
- MOVS/MOVSB/MOVSW Used to move the byte/word from one string to another.
- COMS/COMPSB/COMPSW Used to compare two string bytes/words.
- **INS/INSB/INSW** Used as an input string/byte/word from the I/O port to the provided memory location.
- **OUTS/OUTSB/OUTSW** Used as an output string/byte/word from the provided memory location to the I/O port.
- SCAS/SCASB/SCASW Used to scan a string and compare its byte with a byte in AL or string word with a word in AX.
 - LODS/LODSB/LODSW Used to store the string byte into AL or string word into AX.

Program Execution Transfer Instructions (Branch and Loop Instructions)

These instructions are used to transfer/branch the instructions during an execution. It includes the following instructions –

Instructions to transfer the instruction during an execution without any condition -

- CALL Used to call a procedure and save their return address to the stack.
- **RET** Used to return from the procedure to the main program.
- JMP Used to jump to the provided address to proceed to the next instruction.

Instructions to transfer the instruction during an execution with some conditions -

- JA/JNBE Used to jump if above/not below/equal instruction satisfies.
- JAE/JNB Used to jump if above/not below instruction satisfies.
- JBE/JNA Used to jump if below/equal/ not above instruction satisfies.
- JC Used to jump if carry flag CF = 1
- JE/JZ Used to jump if equal/zero flag ZF = 1
- JG/JNLE Used to jump if greater/not less than/equal instruction satisfies.
- JGE/JNL Used to jump if greater than/equal/not less than instruction satisfies.
- JL/JNGE Used to jump if less than/not greater than/equal instruction satisfies.
- JLE/JNG Used to jump if less than/equal/if not greater than instruction satisfies.
- JNC Used to jump if no carry flag (CF = 0)
- JNE/JNZ Used to jump if not equal/zero flag ZF = 0
- **JNO** Used to jump if no overflow flag OF = 0



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

- **JNP/JPO** Used to jump if not parity/parity odd PF = 0
- **JNS** Used to jump if not sign SF = 0
- JO Used to jump if overflow flag OF = 1
- JP/JPE Used to jump if parity/parity even PF = 1
- JS Used to jump if sign flag SF = 1

Processor Control Instructions

These instructions are used to control the processor action by setting/resetting the flag values. Following are the instructions under this group –

- **STC** Used to set carry flag CF to 1
- **CLC** Used to clear/reset carry flag CF to 0
- CMC Used to put complement at the state of carry flag CF.
- STD Used to set the direction flag DF to 1
- CLD Used to clear/reset the direction flag DF to 0
- STI Used to set the interrupt enable flag to 1, i.e., enable INTR input.
- CLI Used to clear the interrupt enable flag to 0, i.e., disable INTR input.

Iteration Control Instructions

These instructions are used to execute the given instructions for number of times.

Following is the list of instructions under this group :

- **LOOP** Used to loop a group of instructions until the condition satisfies, i.e., CX = 0
- LOOPE/LOOPZ Used to loop a group of instructions till it satisfies ZF = 1 & CX = 0
- LOOPNE/LOOPNZ –Used to loop a group of instructions till it satisfies ZF=0 & CX=0
- JCXZ Used to jump to the provided address if CX = 0

Interrupt Instructions

These instructions are used to call the interrupt during program execution.

- INT Used to interrupt the program during execution and calling service specified.
- **INTO** Used to interrupt the program during execution if OF = 1
- **IRET** Used to return from interrupt service to the main program



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

ADDRESSING MODES

16 BIT DATA TRANSFER AND MEMORY RELATED INSTRUCTIONS-

Addressing Modes in 8085

These are the instructions used to transfer the data from one register to another register, from the memory to the register, and from the register to the memory without any alteration in the content. Addressing modes in 8085 is classified into 5 groups.

Immediate addressing mode

In this mode, the 8/16-bit data is specified in the instruction itself as one of its operand. **For example:** MVI K, 20F: means 20F is copied into register K.

Register addressing mode

In this mode, the data is copied from one register to another. **For example:** MOV K, B: means data in register B is copied to register K.

Direct addressing mode

In this mode, the data is directly copied from the given address to the register. For example: LDB 5000K: means the data at address 5000K is copied to register B.

Indirect addressing mode

In this mode, the data is transferred from one register to another by using the address pointed by the register. **For example:** MOV K, B: means data is transferred from the memory address pointed by the register to the register K.

STACK AND SUBROUTINE INSTRUCTIONS.

The STACK

The stack is one of the most important things you must know when programming. Think of the stack as a deck of cards. When we put a card on the deck, it will be the top card. Then we put another card, then another. When we remove the cards, we remove them from backwards, the last card first and so on. The stack works the same way, we put (push) words (addresses or register pairs) on the stack and then remove (pop) them backwards. That's called LIFO, Last In First Out.

The 8085 uses a 16 bit register to know where the stack top is located, and that register is called the SP (Stack Pointer).

Push and pop "pushes" bytes on the stack and then takes them off. When you push something, the stack counter will decrease with 2 (the stack "grows" down, from higher addresses to lower) and then the register pair is loaded onto the stack. When you pop, the



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019register pair is first lifted of the stack

register pair is first lifted of the stack,


SUBROUTINE INSTRUCTIONS

Subroutine is a sequence of program instructions that perform a specific task, packaged as a unit. This unit can then be used in programs wherever that particular task should be performed.

A subroutine is often coded so that it can be started (called) several times and from several places during one execution of the program, including from other subroutines, and then branch back (return) to the next instruction after the call, once the subroutine's task is done.

The CALL instruction interrupts the flow of a program by passing control to an internal or external subroutine. An internal subroutine is part of the calling program. An external subroutine is another program. The RETURN instruction returns control from a subroutine back to the calling program and optionally returns a value. For more detailed information on the CALL and RETURN instructions, see sections CALL and RETURN.


When calling an internal subroutine, CALL passes control to a label specified after the CALL keyword. When the subroutine ends with the RETURN instruction, the instructions following CALL are processed.



When calling an external subroutine, CALL passes control to the program name that is specified after the CALL keyword. When the external subroutine completes, you can use the RETURN instruction to return to where you left off in the calling program.



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019



ADD TWO 8-BIT NUMBERS

Statement: Add the contents of memory locations 4000H and 4001H and place the result in memory location 4002H.

Sample problem

(4000H) = 14H

(4001H) = 89H

Result = 14H + 89H = 9DH

Source program

LXI H 4000H : "HL points 4000H"

MOV A, M : "Get first operand"

- INX H : "HL points 4001H"
- ADD M : "Add second operand"
- INX H : "HL points 4002H"
- MOV M, A : "Store result at 4002H"
- HLT : "Terminate program execution"



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019SUBTRACT TWO8-BIT NUMBERS

Statement: Subtract the contents of memory location 4001H from the memory location 2000H and place the result in memory location 4002H.

Program –: Subtract two 8-bit numbers

Sample problem:

(4000H) = 51H

(4001H) = 19H

Result = 51H - 19H = 38H

Source program:

LXI H, 4000H : "HL points 4000H"

MOV A, M : "Get first operand"

INX H : "HL points 4001H"

SUB M : "Subtract second operand"

INX H : "HL points 4002H"

MOV M, A : "Store result at 4002H"

HLT : "Terminate program execution"

ADD TWO 16-BIT NUMBERS

Statement: Add the 16-bit number in memory locations 4000H and 4001H to the 16-bit number in memory locations 4002H and 4003H. The most significant eight bits of the two numbers to be added are in memory locations 4001H and 4003H. Store the result in memory locations 4004H and 4005H with the most significant byte in memory location 4005H. *Sample problem:*

(4000H) = 15H

(4001H) = 1CH



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019(4002H) = B7HB7HB7H

(4003H) = 5AH

Result = 1C15 + 5AB7H = 76CCH

(4004H) = CCH

(4005H) = 76H

Source Program 1:

LHLD 4000H : "Get first I6-bit number in HL"

XCHG : "Save first I6-bit number in DE"

LHLD 4002H : "Get second I6-bit number in HL"

MOV A, E : "Get lower byte of the first number"

ADD L : "Add lower byte of the second number"

MOV L, A : "Store result in L register"

MOV A, D : "Get higher byte of the first number"

ADC H : "Add higher byte of the second number with CARRY"

MOV H, A : "Store result in H register"

SHLD 4004H : "Store I6-bit result in memory locations 4004H and 4005H"

HLT : "Terminate program execution"

ARRANGE IN ASCENDING ORDER

Statement: Write a program to sort given 10 numbers from memory location 2200H in the ascending order.

MVI B, 09 :"Initialize counter"

START :"LXI H, 2200H: Initialize memory pointer"

MVI C, 09H :"Initialize counter 2"

Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE



CLASS: II MSc Physics COURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSOF COURSE CODE: 17PHP304 UNIT: IV (Programming Model of 8085)	
BACK: MOV A, M :"Get the number"	<u>-</u>
INX H :"Increment memory pointer"	
CMP M :"Compare number with next number"	
JC SKIP :"If less, don't interchange"	
JZ SKIP :"If equal, don't interchange"	
MOV D, M	
MOV M, A	
DCX H	
MOV M, D	
INX H :"Interchange two numbers"	
SKIP:DCR C :"Decrement counter 2"	
JNZ BACK :"If not zero, repeat"	
DCR B :"Decrement counter 1"	
JNZ START	
HLT :"Terminate program execution	

8 BIT MULTIPLICATIONS

PROGRAM:

MVI D,00	Initialize register D to 00
MVI	A,00 Initialize Accumulator content to 00
LXI	H,4150
MOV	B,M Get the first number in B - reg
INX	Н
MOV	C,M Get the second number in C- reg.



rsity) JGC Act, 1956)		
CLASS: II MSc Physics	COURSE NAME: DIGITAL ELECTRONICS AN	MICROPROCESSOR
COURSE CODE: 17PHP3	304 UNIT: IV (Programming Model of 8085)	BATCH-2017-2019
LOOP: ADD	B Add content of A - reg to register B.	
JNC	NEXT Jump on no carry to NEXT.	
INR	D Increment content of register D	
NEXT: DCR C Dec	erement content of register C.	
JNZ	LOOP Jump on no zero to address	
STA	4152 Store the result in Memory	
MOV	A,D	
STA	4153 Store the MSB of result in Memory	
HLT	Terminate the program.	
OBSERVATION:		
FF	F (4150)	
Input:		

FF (4151) 01 (4152)

Output:

FE (4153)

FINDING LARGEST NUMBER FROM AN ARRAY

PROGRAM:

	LXI	H,42	00 Set pointer for array
	MOV	B,M	Load the Count
	INX	Н	Set 1st element as largest data
	MOV	A,M	
	DCR	В	Decrements the count
LOOP	: INX	Η	
	CMP	М	f A- $reg > M$ go to AHEAD
	JNC A	AHEA	D
	MOV	A,M	Set the new value as largest
AHEA	D: DC	R B	
	JNZ L	.OOP	Repeat comparisons till count $= 0$
	STA 4	1300	Store the largest value at 4300
	HLT		

Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE



IGAM KARPA	GAM ACADEMY OF HIGHER EDUCA	ATION
CLASS: II MSc Physics COURSE CODE: 17PHP304	COURSE NAME: DIGITAL ELECTRONICS AN N UNIT: IV (Programming Model of 8085)	AICROPROCESSOR BATCH-2017-2019
OBSERVATION:		
Input: 05 (4200) A	rray Size	
Output: 0A (4201)		
F1 (4202)		
1F (4203)		
26 (4204)		
FE (4205)		
FE (4300)		
FINDING SMALLEST	NUMBER FROM AN ARRAY	
PROGRAM:		
LXI H,4200 Set p	ointer for array	
MOV B,M L	load the Count	
INX H Set 1	st element as largest data	
MOV A,M		
DCR B De	cremented the count	
LOOP: INX H		
CMP M If A	- reg $<$ M go to AHEAD	
JC AHEAD		
MOV A,M S	et the new value as smallest	
AHEAD:DCR B		
JNZ LOOP Repo	eat comparisons till $count = 0$	
STA 4300 Ste	ore the largest value at 4300	
HLT		



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AN MICROPROCESSORCOURSE CODE: 17PHP304UNIT: IV (Programming Model of 8085)BATCH-2017-2019

Possible Questions

2 Marks

- 1) Write a short note on arithmetic instructions of 8085.
- 2) Write an 8085 program to add and subtract two 8-bit numbers.
- 3) Discuss the addressing modes of 8085.

8 Marks

- 1) Write a microprocessor program to find largest and smallest number.
- 2) Write program to find the largest and smallest number.
- 3) Write a 8085 program to add two 16 bit numbers.
- 4) Write a short note on conditional branching instructions in 8085.
- 5) Write an 8085 program to multiply two 8-bit numbers.
- 6) Explain logical instructions of 8085.
- 7) Write a µp 8085 program for a set of numbers to arrange in ascending order.
- 8) Discuss about 8085 data transfer instructions.
- 9) Write an 8085 program to find the largest and smallest numbers



Coimbatore-641021. (For the candidates admitted from 2017 onwards)

DEPARTMENT OF PHYSICS

UNIT IV (Objective Type/Multiple choice Questions each Questions carries one Mark)

DIGITAL ELECTRONICS AND MICROPROCESSOR

			,			
S.No.	QUESTIONS	OPTION 1	OPTION 2	OPTION 3	OPTION 4	KEY
			Increment SP			
		Decrement SP	by 2 & push	Decrement SP		
		by 2 & push a	a word to	by 2 & push a		
1	What is the output of the following code: PUSH AL	word to stack	stack	AL to stack	Illegal	Illegal
		Select	Sorting		Softer	
		interrupt	interrupt	Set interrupt	interrupt	Set interrupt
2	What is SIM?	mask	mask	mask	mask	mask
3	CMC isbyte instructions.	1	2	3	4	1
	When DI instructions is executed all the interrupts except					
4	are disabled.	RST 4.5	RST 5.5	TRAP	RST 6.5	TRAP
5	Which of the following is a one-byte instruction?	MVI B, 05	LDA 250 H	IN 01	MOV A,B	MOV A,B
	Which of the following is not a data copy/transfer					
6	instruction?	MOV	PUSH	DAS	POP	DAS
	In PUSH instruction, after each execution of the instruction,	incremented	decremented	ncremented by	decremented	decremented by
7	the stack pointer is	by 1	by 1	2	by 2	2
	The instructions that are used for reading an input port and					
8	writing an output port respectively are	MOV, XCHG	MOV, IN	IN, MOV	IN, OUT	IN, OUT
	The instruction that loads effective address formed by					
9	destination operand into the specified source register is	LEA	LDS	less than	LAHF	LEA

PART –A(Online Examination)

	The instruction that loads the flag register completely from the					
10	word contents of the memory location is	PUSH	POP	PUSHF	POPF	POPF
	The instruction that loads the AH register with the lower byte					
11	of the flag register is	SAHF	AH	LAHF	PUSHF	LAHF
	The mnemonic that is placed before the arithmetic operation is					
12	performed is	AAA	AAS	AAM	AAD	AAD
13	The Carry flag is undefined after performing the operation	AAA	ADC	AAM	AAD	AAD
	The instruction that performs logical AND operation and the					
14	result of the operation is not available is	AAA	AND	TEST	XOR	TEST
			carry flag is		parity flag is	
		carry flag is	pushed into	auxiliary flag	pushed into	carry flag is
		pushed into	MSB & LSB	is pushed into	MSB & LSB	pushed into
		LSB & MSB	is pushed	LSB & MSB is	is pushed	LSB & MSB is
	In the RCL instruction, the contents of the destination operand	is pushed into	into carry	pushed into	into carry	pushed into
15	undergoes function as	carry flag	flag	carry flag	flag	carry flag
	The instruction that is used as prefix to an instruction to					
16	execute it repeatedly until the CX register becomes zero is	SCAS	REP	CMPS	STOS	REP
	The instructions that are used to call a subroutine from a main					
	program and return to the main program after execution of					
17	called function are	CALL, JMP	JMP, IRET	CALL, RET	JMP, RET	CALL, RET
	The instruction that unconditionally transfers the control of					
18	execution to the specified address is	CALL	JMP	RET	IRET	JMP
				memory		
19	NOP instruction introduces	address	delay	location	none	delay
•	Which of the following is not a machine controlled		at a	LOCK	Fac	
20	instruction?	HLT	CLC	LOCK	ESC	CLC
	The conditional branch instructions JNS performs the					
21	operations when if	ZF=0	SF=0	PF=0	CF=0	SF=0
22		1 byte	2 byte	4 byte	3 byte	1 byte
	HLT is	instruction	instructions	instructions	instructions	instruction
	8085 has basic instructions	256	246	70	74	74
24	Number of opcodes used in 8085 instructions is	256	246	70	74	246

	Г				1	
	Maximum number of I/O that can be addressed by the INTEL					
25	8085 is	65536	285	512	256	256
	I	[ZF is set and		ZF is reset	
	1	ZF is set and	CY is	ZF is reset and	and CY is	ZF is set and
26	After the execution of CMP A instruction	CY is reset	unchanged	CY is set	unchanged	CY is reset
		!	deactivate			
	1	latch the	the chip-	latch the 8-bit	find the	latch the 8-bit
		output of an	select signal	of address lines	interrupt	of address lines
	1	I/O instruction	from	AD0-AD7 into	enable status	AD0-AD7 into
	1	into an	memory	an external	of the TRAP	an external
27	The ALE line of 8085 microprocessor is used to	external latch	device	latch	interrupt	latch
		[!			Memory	
	The load instruction is mostly used to designate a transfer		Instruction	Program	address	
28	from memory to a processor register known as	Accumulator	Register	counter	Register	Accumulator
		Multiple	Multiple	Memory	Multiple	Multiple
	1	instruction	instruction	instruction	information	instruction
29	MIMD stands for Logic gates with a set of input and outputs is arrangement	multiple data	memory data	multiple data	memory data	multiple data
	Logic gates with a set of input and outputs is arrangement	Computational				Computational
30	of	circuit	Logic circuit	Design circuits	Register	circuit
		Branch and	Branch and		Branch and	Branch and
	1	store	save return	Branch and	show	save return
31	The BSA instruction is	accumulator	address	shift address	accumulator	address
32	Instructions are classified into groups	2	3	4	5	5
33	Instructions to load H and L registers directly from memory is	LDA	LDAX	LHLD	LLHD	LHLD
34	Which of the following is not an arithmetic instruction?	ADD	INR	СМА	DCX	СМА
		1 byte	two byte	four byte	three byte	two byte
35	MVI M, d8 is	instruction	instruction	instruction	instruction	instruction
	MVI M, d8 is The circuits in the 8085A that provide the arithmetic and logic	[!				
36	functions are called the:	CPU	ALU	I/O	NONE	ALU
		imperative	declarative	directive		imperative
37	Instructions performing actions are called	statements	statemenets	statements	none	statements
38	number of machine cyle required for RET instructions in 8085	1	2	3	5	3

How many memory locations required to store the instructions123423LXIH,0800H in an 8085 assembly language program?1234240The instruction DEC N inform the assembler todecrement the data addressing by Nconvert signed decrement the data addressing by Ndecrement the data addressing by Naddressing binarynoneconvert signed decrement the data addressing by N40The instruction DEC N inform the assembler toDevices haveDevices are accessedArithmetic and logic operations can be accessedArithmetic and logic operations can be directly performed with the I/O41which of the following is true?Devices have accessedAccumulator, temporary register, arithmetic, and logic circuits and five flagsAccumulator, temporary register, arithmetic, and logic circuits and five flagsAccumulator, temporary register, arithmetic, and five flagsAccumulator, temporary register, arithmetic, and five flagsEnable the data ada to bo vorder addressS, Z, AC, P, CYS, Z, V, P, S, Z, AC, P, CYS, Z,		microprocessor is					
40 The instruction DEC N inform the assembler to decrement the data addressing unmber to binary convert signed decimal number to binary decrement the content of N decrement the data addressing unmber to binary Arithmetic and logic 40 The instruction DEC N inform the assembler to Devices are accessed Convert signed technologic Arithmetic and logic 41 In 8085 microprocessor system with memory mapped I/O, which of the following is true? Devices have s-bit address Devices have s-bit address Devices have s-bit address Devices are accessed technologic Arithmetic and logic operations can be directly performed with devices and by circuits and five flags Accumulator, temporary register, arithmetic, and five flags Accumulator, temporary register, arithmetic, logic circuits and five flags Accumulator, temporary register, arithmetic, logic circuits and five flags Accumulator, temporary register, arithmetic, logic circuits and five flags In intel 8085A microprocessor ALE signal is made high to To latch data bus to be used as low order adata bus To latch data bus To achieve address bus S, Z, AC, P, C, Y, C,				_			
40The instruction DEC N inform the assembler todecrement the content of Nthe data addressing by Ndecimal number tononecontent of N41The instruction DEC N inform the assembler tocontent of NNoneArithmetic and logicArithmetic and logicArithmetic and logic41None StateDevices have s-bit addressiNoneDevices have s-bit addressiNoneArithmetic and logicOperations can be directly41which of the following is true?IneDevices have s-bit addressiNath accessedAccumulator, temporary register, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, and five flagsAccumulator, temporary register, arithmetic, arithmetic, and five flagsAccumulator, temporary register, arithmetic, arithmetic, and five flagsAccumulator, temporary register, arithmetic, arithmetic, and five flagsAccumulator, temporary register, arithmetic, and five flagsAccumulator, temporary register, arithmetic, and five flagsNo achieve and five flagsAccumulator, temporary register, arithmetic, and five flagsNo achieve and five flagsNo achieve and five flags43In intel 8085A microprocessor ALE signal is made high to busS.Z., AC, P, S.Z., AC, P, CYS.Z., AC, P, S.Z., AC, P, S.Z., AC, P, S.Z., AC, P,S.Z., AC, P, S.Z., AC, P,InstructionsAndress bus a diversi	39	LXIH,0800H in an 8085 assembly language program?	1			4	2
40He instruction DEC N inform the assembler todecrement the content of Naddressing by Nnumber to binarynonedecrement the content of N40The instruction DEC N inform the assembler toArithmetic and content of NNoneArithmetic and logicArithmetic and logic41Na 805 microprocessor system with memory mapped I/O, thich of the following is true?Devices have 8-bit addressDevices are accessed 8-bit addressThere can be maxinum of accessed 8-bit addressPerformed 40UTDevices and 256 outputArithmetic and logic41Na 805 microprocessor system with memory mapped I/O, which of the following is true?Na Accumulator, temporaryAccumulator, arithmetic, arithmetic, arithmetic, arithmetic and logic circuitsAccumulator, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, arithmetic, and five flagsAccumulator, arithmetic, arithmeti					U		
40The instruction DEC N inform the assembler tocontent of Nby Nbinarynonecontent of N41In a 8085 microprocessor system with memory mapped I/O, 41In 8085 microprocessor system with memory mapped I/O, 41Devices have 8-bit addressDevices are accessed 1ineThere can be maximum of 256 outputArithmetic and logic operationsArithmetic and logic41which of the following is true?Devices have 8-bit addressusing IN and 0UT256 outputwith the I/Operformed with there can be maximum of 256 outputAccumulator, temporaryAccumulator, register, arithmetic, and logic circuitsAccumulator, arithmetic, and logic circuitsEnable the data bus to be used as low order addressTo achieve alt abusBin ato a diverse and five flagsEnable the address bus to bus to be used as low orderTo achieve alt there flagsS.Z. AC, P, P, CYS.Z. AC, P, CYS.Z. AC, P,<							
In 8085 microprocessor system with memory mapped I/O, 41 which of the following is true?Devices have 8-bit address lineDevices are accessed using IN and OUT instructionsArithmetic and logic operations 256 input devices and 256 output devicesArithmetic and logic operations can be directly performed with the I/O data41Nation of the following is true?Devices have 8-bit address lineAccumulator, temporary register, arithmetic, arithmetic, arithmetic and logic circuitsAccumulator, temporary register, arithmetic, and five flagsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, and five flagsAccumulator, temporary register, arithmetic and logic circuitsAccumulator, and five flagsAccumulator, and five flagsAccumulator, arithmetic, logic circuitsAccumulator, and five flagsAccumulator, and five flagsAccumulator, and five flagsAccumulator, and five flagsAccumulator, and five flagsAccumu				0			
In 8085 microprocessor system with memory mapped I/O, 41Devices have 8-bit addressDevices have accessed using IN and OUT instructionsand logic operations can be directly performed with the I/O dataArithmetic and logic operations can be directly performed with the I/O data41which of the following is true?Devices have 8-bit addressDevices have instructionsThere can be accessed using IN and OUT instructionsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, arithmetic, and five flagsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, <td>40</td> <td>The insttruction DEC N inform the assembler to</td> <td>content of N</td> <td>by N</td> <td>binary</td> <td></td> <td>content of N</td>	40	The insttruction DEC N inform the assembler to	content of N	by N	binary		content of N
Image: Antipart of the section of t							
Image: And the section of the sectin of the section of the sectin						U	
All 41Bases microprocessor system with memory mapped I/O, 41Devices have 8-bit addressaccessed 						-	
In 8085 microprocessor system with memory mapped I/O, 41Devices have 8-bit address lineusing IN and OUTdevices and 256 outputperformed with the I/O databe directly performed with the I/O data41which of the following is true?Accumulator, temporarydevicesAccumulator, register, arithmetic, and logic circuitsAccumulator, register, arithmetic, and logic circuits logic circuitsAccumulator, arithmetic, and five flagsAccumulator, register, arithmetic, and five flagsAccumulator, register, arithmetic, and five flagsAccumulator, arithmetic, and logic circuitsAccumulator, arithmetic, an							0
In 8085 microprocessor system with memory mapped I/O, which of the following is true?8-bit address lineOUT instructions256 output deviceswith the I/O dataperformed with the I/O data41which of the following is true?here with of the following is true?Accumulator, temporarydevicesAccumulator, temporaryAccumulator, register, arithmetic					1	•	1
41which of the following is true?11lineinstructionsdevicesdatathe I/O data41which of the following is true?instructioninstructionsdevicesdatathe I/O data41which of the following is true?Accumulator,Accumulator,temporaryregister,register,42ALU (Arithmetic and Logic Unit) of 8085 microprocessorarithmetic andlogic circuitsarithmetic, and five flagslogic circuitsarithmetic, and five flagslogic circuitsand five flags42consists ofEnable thedata bus to beused as lowTo latch datamoreEnable the data bus to beused as lowTo achievebus to be used43In intel 8085A microprocessor ALE signal is made high tobusdata busbusbusfunctionsaddress bus44The cycle required to fetch and execute an instruction in aS, Z, AC, P, CYS, C, N, C, CYS, Z, AC, P, CYS, Z, AC, P, CY				0		-	
Accumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary register, arithmetic, logic circuitsAccumulator, temporary arithmetic, logic circuitsAccumulator, temporary arithmetic, logic circuitsAccumulator, temporary temporary temporary tem		1 7 7 11			1		1
Accumulator, temporaryAccumulator, temporarytemporarytemporarytemporaryALU (Arithmetic and Logic Unit) of 8085 microprocessorarithmetic and logic circuitsAccumulator, arithmetic, logic circuitsAccumulator, arithmetic, logic circuitsarithmetic, arithmetic, logic circuitsarithmetic, arithmetic, logic circuitsarithmetic, arithmetic, logic circuitsarithmetic, arithmetic, logic circuitslogic circuits and five flagslogic circuits and five fla	41	which of the following is true?	line	instructions	devices		
42Lemporary register, arithmetic and consists ofAccumulator, arithmetic and logic circuitsregister, arithmetic, and five flagsregister, arithmetic, arithmetic, and five flagsregister, arithmetic, arithmetic, and five flagsregister, arithmetic, and five flagsregister, arithmetic, arithmetic, and five flagsregister, arithmetic, arithmetic, and five flagsregister, arithmetic, arithmetic, and five flagsregister, arithmetic, and five flagsregister, arithmetic, bus to bu sedregister, arithmetic, bus to bu sedregister, <td></td> <td></td> <td></td> <td></td> <td></td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td>· · · ·</td>						· · · · · · · · · · · · · · · · · · ·	· · · ·
ALU (Arithmetic and Logic Unit) of 8085 microprocessorregister, arithmetic and logic circuitsarithmetic, logic circuitsAccumulator, 			,			- ·	
ALU (Arithmetic and Logic Unit) of 8085 microprocessorarithmetic and logic circuitslogic circuitsarithmetic and logic circuitslogic circuitslogic circuits42consists oflogic circuitsand five flagslogic circuitsand five flagsand five flagsand five flags43In intel 8085A microprocessor ALE signal is made high tobusTo latch data busTo disable dataTo achieve all the as low orderall the as low orderas low order44Processor status word of 8085 microprocessor has five flags. They areS, Z, AC, P, CYS, OV, AC, P, CYS, Z, OV, P, CYS, Z, AC, P, OVS, Z, AC, P, OV			1			•	0
42consists ofIogic circuitsand five flagslogic circuitsand five flagsand five flags43In intel 8085A microprocessor ALE signal is made high toEnable the data busTo latch data busTo disable dataall the as low order43In intel 8085A microprocessor ALE signal is made high toS, Z, AC, P, CYS, CV, AC, P, CYS, Z, OV, P, CYS, Z, AC, P, S, Z, AC, P, S, Z, AC, P,S, Z, AC, P, CYS, Z, AC, P, CY <td< td=""><td></td><td></td><td>0</td><td></td><td>,</td><td>,</td><td>· ·</td></td<>			0		,	,	· ·
43In intel 8085A microprocessor ALE signal is made high toEnable the data bus to be used as low order addressTo latch data D0-D7 from data busTo disable data busEnable the data bus43In intel 8085A microprocessor ALE signal is made high toS, Z, AC, P, CYS, OV, AC, Processor status word of 8085 microprocessor has five flags.S, Z, AC, P, CYS, OV, AC, P, CYS, Z, OV, P, CYS, Z, AC, P, S, Z, AC, P, S, Z, AC, P, OVS, Z, AC, P, CYS, Z, AC, P, CYS, Z, AC, P, OVS, Z, AC, P, CYS, Z, AC, P, OVS, Z, AC, P, CY44The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?Memory Clock cycleInstruction cycleInstruction An op-code fetch cycleA memory read cycleAn I/O read cycleAn op-code fetch cycle46instruction?An op-code fetch cycleA memory read cycleAn Emory write cycleAn I/O read cycleAn op-code fetch cycle				0		U	U
Image: data bus to be used as low aTo latch data used as low order addressTo latch data D0-D7 from data busTo disable data busEnable the data bus to be used as low order43In intel 8085A microprocessor ALE signal is made high toS, Z, AC, P, CYTo disable dataTo disable data busIn intel 8085A microprocessor has five flags.S, Z, AC, P, CYS, Z, OV, P, P, CYS, Z, AC, P, OVS, Z, AC, P, CY44The cycle required to fetch and execute an instruction in a 45MemoryInstructionInstruction458085 microprocessor is which one of the following?Clock cycleMemoryMemorycycle46instruction?An op-code fetch cycleA memoryA memoryAn I/O readAn op-code46instruction?Fetch cycleread cyclewrite cyclecyclefetch cycle	42	consists of	0	and five flags	logic circuits	and five flags	and five flags
In intel 8085A microprocessor ALE signal is made high toused as low order addressTo latch data D0-D7 from data busTo disable data busTo achieve all the as low order address bus43In intel 8085A microprocessor ALE signal is made high tobusS, Z, AC, P, CYS, Z, OV, P, P, CYS, Z, AC, P, OVS, Z, AC, P, OVS, Z, AC, P, CY44The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?S, Z, AC, P, Clock cycleS, Z, OV, P, P, CYInstruction CycleInstruction cycle458085 microprocessor is which is the first machine cycle of an instruction?An op-code fetch cycleA memory read cycleAn iI/O read write cycleAn op-code fetch cycle							
43In intel 8085A microprocessor ALE signal is made high toorder address busD0-D7 from data busTo disable data busall the functionsas low order address bus44Processor status word of 8085 microprocessor has five flags. They areS, Z, AC, P, CYS, OV, AC, P, CYS, Z, OV, P, CYS, Z, AC, P, OVS, Z, AC, P, CYS, Z, AC,							
43In intel 8085A microprocessor ALE signal is made high tobusdata busbusfunctionsaddress busProcessor status word of 8085 microprocessor has five flags.S, Z, AC, P, CYS, OV, AC, P, CYS, Z, OV, P, CYS, Z, AC, P, OVS, Z, AC, P, CY44They areCYP, CYCYOVCY458085 microprocessor is which one of the following?Clock cycleMemory cycleInstruction cycleInstruction cycleInstruction cycle46instruction?An op-code fetch cycleA memory read cycleAn iI/O read write cycleAn op-code fetch cycle							
Processor status word of 8085 microprocessor has five flags. 44S, Z, AC, P, CYS, Z, AC, P, CYS, Z, AC, P, CYS, Z, AC, P, CYS, Z, AC, P, CY44They areThe cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?Memory Clock cycleInstruction cycleInstruction cycleInstruction cycle458085 microprocessor is which one of the following?Clock cycleMemory cycleInstruction cycleInstruction cycle46instruction?An op-code fetch cycleA memory read cycleAn I/O read cycleAn op-code fetch cycle							
44They areCYP, CYCYOVCYThe cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?Memory Clock cycleInstruction cycleInstruction cycleInstruction cycleIn an Intel 8085A, which is the first machine cycle of an instruction?An op-code fetch cycleA memory read cycleAn I/O read cycleAn op-code fetch cycle	43						
The cycle required to fetch and execute an instruction in a 8085 microprocessor is which one of the following?Memory Clock cycleInstruction cycleInstruction cycleInstruction cycleIn an Intel 8085A, which is the first machine cycle of an instruction?An op-code fetch cycleA memory read cycleAn i/O read write cycleAn op-code fetch cycle		1 0					
458085 microprocessor is which one of the following?Clock cyclecycleMachine cyclecyclecycleIn an Intel 8085A, which is the first machine cycle of an instruction?An op-code fetch cycleA memory read cycleAn I/O read write cycleAn op-code fetch cycle	44		CY		CY		
In an Intel 8085A, which is the first machine cycle of an instruction?An op-code fetch cycleA memory read cycleA memory write cycleAn I/O read cycleAn op-code fetch cycle							
46 instruction? fetch cycle read cycle write cycle cycle fetch cycle	45		•	•			•
			1				1
47Which of the following instruction is not possible in 8085?POP PSWPOP BPOP DPOP 30 HPOP 30 H	46		ľ		, i i i i i i i i i i i i i i i i i i i		
	47	Which of the following instruction is not possible in 8085?	POP PSW	POP B	POP D	POP 30 H	POP 30 H

	How many T-states are required for execution of OUT 80H					
48	instruction?	10	13	16	7	10
	Which instruction is required to rotate the content of		[
49	accumulator one bit right along with carry?	RLC	RAL	RRC	RAR	RAR
		a slow	a fast			a slow
	READY signal in 8085 is useful when the CPU communicates	peripheral	peripheral			peripheral
50	with	device	device	a DMA chip	a PPI	device
51	Temporary registers in 8085 are	B and C	D and E	H and L	W and Z	W and Z
52	Register pair used to indicate memory	B and C	D and E		W and Z	H and L
	· · · · · · · · · · · · · · · · · · ·	the condition	[
	1	of result of	1			the condition of
	The 16 bit flag of 8086 microprocessor is responsible to	ALU	the condition	the result of	the result of	result of ALU
53	indicate	operation	of memory	addition	subtraction	operation
54	The register AX is formed by grouping	AH & AL	BH & BL	CH & CL	DH & DL	AH & AL
55	In which year, 8086 microprocessor was introduced?	1978	1977	1979	1981	1978
56	In which year, 8088 microprocessor was announced?	1979	1988	1999	2000	1979
57	Which interrupt is not level sensitive in 8085?	RST 6.5	RST 7.5	RST 5.5	RST 4.5	RST 7.5
58	In 8085 microprocessor address line for RST3 is ?	0020H	0028H	0018H	0019H	0018H



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

UNIT-5

Interfacing Peripherals and Applications: Interfacing concepts-peripheral I/O instructions-Interfacing programs- Data Converters, LED interfacing, stepper motor interfacing, Hex Keyboard Interfacing.





CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

INTERFACING CONCEPTS

Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with the ports of the Microprocessor.

- \Box The main IC's which are to be interfaced with 8085 are:
 - 1. 8255 PPI
 - 2. 8259 PIC
 - 3. 8251 USART
 - 4. 8279 Key board display controller
 - 5. 8253 Timer/ Counter
 - 6. A/D and D/A converter interfacing.

PROGRAMMABLE PERIP HERAL INTERFACE - INTEL 8255

Pins, Signals and internal block diagram of 8255:

 \Box It has 40 pins and requires a single +5V supply

$PA, \leftrightarrow 1$	40 + PA.	Г Г.		
$PA_2 \leftrightarrow 2$	39 (> PA,	$D_0 - D_7$		
PA; + 3.	38 + PA	$\overset{\leftrightarrow}{8}$		$PA_7 - PA_0$
$PA_{0} \leftrightarrow 4$	$37 \leftrightarrow PA$,	°		8
$\overline{RD} \rightarrow 5$	36 ← WR	$\overline{RD} \rightarrow$		
$\overline{CS} \rightarrow 6$	35 🔶 RESET			
V _{ss} ← 7	34 🔶 D.	WR-		PC, - PC,
A 8	33 (+ D	A		ic, ic,
$A_0 \rightarrow 9$ 8255A	$32 \leftrightarrow D_2$	$^{\wedge}$	8255A	4
$PC_{7} \leftrightarrow 10$	$31 \leftrightarrow D_3$			
$PC_{6} \leftrightarrow 11$	30 (+> D,	$^{A_0} \rightarrow$		
PC, ()12	29 🔶 D,			
$PC \leftrightarrow 13$		eset→		PC ₃ - PC ₀
$PC_0 \leftrightarrow 14$	$27 \leftrightarrow D_{7}$	_		4
PC, + 15	26 - V _{cc}	$\overline{cs} \rightarrow$		
$PC_2 \leftrightarrow 16$	25 + PB,			
$PC, \leftrightarrow 17$	24 (+) PB, (+)	$v_{cc} \rightarrow$		PB, - PB
$PB_{0} \leftrightarrow 18$	23 + PB, (0	V)V _{ss} ←		$\leftrightarrow \rightarrow$
$PB_1 \leftrightarrow 19$	22 (PB,	ss		8
$PB_2 \leftrightarrow 20$	21 + PB,	1.1		
	Contraction of Contra			1

□ The INTEL 8255 is a device used to parallel data transfer between processor and



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

- slow peripheral devices like ADC, DAC, keyboard, 7-segment display, LCD, etc.
- □ The 8255 has three ports: Port-A, Port-B and Port-C.
- Port-A can be program med to work in any one of the three operatin g modes mode-0, mode-1 and mode-2 ass input or output port.
- □ Port-B can be program med to work either in mode-0 or mode-1 as input or output port.
- □ Port-C (8-pins) has dif ferent assignments depending on the mode of port-A and port-B.
- □ If port-A and B are pr ogrammed in mode-0, then the port-C can pe rform any one of the following functions.
- □ As 8-bit parallel port in mode-0 for input or output.
- □ As two numbers of 4- bit parallel ports in mode-0 for input or output.
- □ The individual pins of port-C can be set or reset for various control applications.
- □ If port-A is programmed in mode- 1/mode-2 and port-B is programmed in mode-1 then some of the pins of port-C are used for handshake signals and the r emaining pins can be used as input/ output 1 ines or individually set/reset for control applications.
- □ The read/write control logic requires six control signals. These sign als are given below.

1. RD (low): This control sign al enables the read operation. When this sign al is low,

the microprocessor reads data fro m a selected I/O port of the 8255A.

2. WR (low): This control sig nal enables the write operation. When this sig nal goes low, the microprocessor writes into a selected I/O port or the control register.

3. RESET: This is an active high signal. It clears the control register and se t all ports in the input mode.

4. CS (low), A0 and A1: These are device select signals. They are,

Interfacing of 8255 with 8085 processor:

A simple schematic for interfacing the 8255 with 8085 processor is shown in fig.


PIN DESCRIPTION - INTE L 8255

Pin	Description
D ₀ - D ₇	Data lines
RESET	Reset input
\overline{CS}	Chip select
RD	Read control
WR	Write control
A., A.	Internal address
PA, - PA.	Port-A pins
PB, - PB,	Port-B pins
PC, - PC	Port-C pins
V _{cc}	+5V
V _{ss}	0V (GND)



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019







CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

- □ The 8255 can be either memory mapped or I/O mapped in the syste m. In the schematic shown in above is I/O mapped in the system.
- \Box Using a 3-to-8 decoder generates the chip select signals for I/O mapped devices.
- □ The address lines A4, A5 and A6 are decoded to generate eight chi p select signals (IOCS-0 to IOCS-7) and in this, the chip select IOCS-1 is used to select 8255.
- □ The address line A7 and the control signal IO/M (low) are used as enable for the decoder.
- □ The address line A0 off 8085 is connected to A0 of 8255 and A1 of 8085 is connected to A1 of 8255 to provide the internal addresses.
- □ The data lines D0-D7 are connected to D0-D7 of the processor to achieve parallel data transfer.
- □ The I/O addresses allotted to the internal devices of 8255 are listed in table.

		Binary Address							Hexa Address
Internal Device	Decoder input and enable			Input to address pins of 8255					
	A,	A ₆	A ₅	A4	A,	A ₂	A ₁	A ₀	
Port-A	0	0	0	1	x	x	0	0	10
Port-B	0	0	0	1	x	х	0	1	11
Port-C	0	0	0	1	x	x .	1	0	12
Control Register	0	0	0	1	x	x	1	1	13

Note : Don't care "x" is considered as zero.

PERIPHERAL I/O INSTRU CTIONS-

Memory Interfacing

When we are executing any instruction, we need the micropro cessor to access the memory for reading instruction codes and the data stored in the memory. For this, both the memory and the microprocessor requires some signals to read from and write to registers.


The interfacing proc ess includes some key factors to matc h with the memory requirements and microproce ssor signals. The interfacing circuit therefore should be designed in such a way that it mat ches the memory signal requirements with the signals of the microprocessor.



CLASS: II MSc Physics COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR COURSE CODE: 17PHP304 UNIT: V (Interfacing Peripherals and Applications) BATCH-2017-2019 I/O Interfacing Interfacing BATCH-2017-2019

There are various communication devices like the keyboard, mouse, printer, etc. So, we need to interface the keyboard and other devices with the microprocessor by using latches and buffers. This type of interfacing is known as I/O interfacing.

Block Diagram of Memory and I/O Interfacing



8085 Interfacing Pins

Following is the list of 8085 pins used for interfacing with other devices

- \Box A₁₅ A₈ (Higher Address Bus)
- \Box AD₇ AD₀(Lower Address/Data Bus)

- □ WR
- □ READY

There are two ways of communication in which the microprocessor can connect with the outside world.

- □ Serial Communication Interface
- □ Parallel Communication interface

Serial Communication Interface – In this type of communication, the interface gets a single byte of data from the microprocessor and sends it bit by bit to the other system serially and vice-a-versa.

Pzrallel Communication Interface – In this type of communication, the interface gets a byte of data from the microprocessor and sends it bit by bit to the other systems in simultaneous (or)



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

parallel fashion and vice-a-versa.

INTERFACING PROGRAMS

LED INTERFACING,

Light Emitting Diodes (**LED**) is the most commonly used components, usually for displaying pins digital states. Typical uses of LEDs include alarm devices, timers and confirmation of user input such as a mouse click or keystroke.

INTERFACING LED




Fig. 1 Interfacing LED to Microprocessor

Above Fig shows interfing of LED to microprocessor. As you can see the Anode is connected through a resistor to GND & the Cathode is connected to the Microprocessor pin. So when the Port Pin is HIGH the LED is OFF & when the Port Pin is LOW the LED is turned ON. **ASSEMBLY PROGRAM TO ON AND OFF LED USING 8085**

CNTRL:0X23H	PORT B : 0X21H	•
ADDRESS	OPCODE	MNEMONICS
8500	3E 80	MVI A, 80H
8502	D3 0F	OUT CNTRL
8504		START:
8504	3E 00	MVI A, 00H
8506	D3 0D	OUT PORTB
8508	CD 15 85	CALL DELAY
850B	3E FF	MVI A, FFH
850D	D3 0D	OUT PORTB
850F	CD 15 85	CALL DELAY
8512	C3 04 85	JMP START




CLASS: II MSc Physics COURSE CODE: 17PHP304	COURSE NAME: DIGITAL E UNIT: V (Interfacing Peripherals a	LECTRONICS AND MICROPROCESSOR nd Applications) BATCH-2017-2019
8515		DELAY:
8515	06 05	MVI B, 05
8517	0E FF	L1: MVI C, FFH
8519	0D	L2: DCR C
851A	C2 19 85	JNZ L2
851D	05	DCR B
8520	C2 17 85	JNZ L1
8521	C9	RET

STEPPER MOTOR INTERFACING,

A stepper motor is a widely used device that translates electrical pulses into echanical movement. In applications such as disk drives, dot matrix printers, and robotics, the stepper motor is used for position control. Stepper motors commonly have a permanent magnetrotor surrounded by a stator. There are also steppers called variable reluctance stepper motors that do not have a PM rotor. The most common stepper motors have four stator windings that are paired with a center-tapped. This type of stepper motor is commonly referred to as *a*. four-phase or unipolar stepper motor. The center tap allows a change of current direction in each of two coils when a winding is grounded, thereby resulting in a polarity change of the stator.

INTERFACING STEPPER MOTOR

The stepper motor is connected with microprocessor output port pins through a ULN2803A array. So when the microprocessor is giving pulses with particular frequency the motor is rotated in clockwise or anticlockwise.



Interfacing Stepper Motor to Microprocessor



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019


ASSE	MBLY PROGRAM TO INTER	FACE STEPPER MOTOR WITH 8085
ADDRE	ESS OPCODE	MNEMONICS
9100	3E 80	MVI A,80
9102	D3 23	OUT 23
9104	21 00 92	START: LXI H,9200
9107	06 04	MVI B,04
9109	7E	REPET: MOV A,M
910A	D3 20	OUT 20
910C	21 02 02	LXI H,0202
910F	00	DELAY: NOP
9110	1 B	DCX D
9111	7E	MOV A,E
9112	B2	ORA D
9113	C2 0F 91	JNZ DELAY
9116	23	INX H
9117	05	DCR B
9118	C2 09 91	JNZ REPET
911B	C3 04 91	JNZ START
	J P TABLE DATA	
9200	DB 03H,06H,0CH,09H (CLOC	(WISE)
9204	END	, ,



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019

HEX KEYBOARD INTERFACING.

Keyboard interface (64-key-matrix-keyboard) Flow Chat



Hardware For Matrix Keyboard Interface

Fig. shows a matrix keyboard with 64 keys connected to the 8085 microprocessor using 8255. A matrix keyboard reduces the number of connections, thus the number of interfacing lines. In this example, the keyboard with 64 keys, is arranged in 8 x 8 (8 rows and 8 columns) matrix.

Prepared by Dr.S.Sharmila, Asst Prof, Department of Physics, KAHE



 CLASS: II MSc Physics
 COURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSOR

 COURSE CODE: 17PHP304
 UNIT: V (Interfacing Peripherals and Applications)
 BATCH-2017-2019

 This requires sixteen lines from the microprocessor to make all the connections instead of 64
 lines if the keys are connected individually. The interfacing of matrix keyboard requires two ports: one input port and other output port. Rows are connected to the input port, port A and columns are connected to the output port, port B

Software For Matrix Keyboard Interface

Source program	
MVI A, 90H	: Initialize Port A as input and
OUT CR	: Port B as Output
START: MVI A, 00	: Make all scan lines zero
OUT PB	
BACK: IN PA	
CPI FF	: Check for key release
JNZ BACK	: If not, wait for key release
CALL DELAY	: Wait for key debounce
BACK 1: IN PA	
CPI FF	: Check for key press
JZ BACK 1	: If not, wait for key press
CALL DELAY	: Wait for key debounce
MVI L, 00H	: Initialize key counter
MVI C, 08H	
MVI B, FEH	: Make one column low
NEXTCOL: MOV A, B	
OUT PB	
MVI D, 08H	: Initialize row counter
IN PA	Read return line status
NEXTROW: RRC	: Check for one row
JNC DISPLAY	: If zero, goto display else continue
INR L	: Increment key counter
DCR D	: Decrement row counter
JNZ NEXTROW	: Check for next row
MOV A, B	
RLC	: Select the next column
MOV B, A	



CLASS: II MSc Physics COURSE CODE: 17PHP304 UNI	COURSE NAME: DIGITAL ELECTRONICS AND C: V (Interfacing Peripherals and Applications)	MICROPROCESSOR BATCH-2017-2019
DCR C	: Decrement column count	
JNZ NEXTCOL	: Check for last column if not repeat	
JMP START	: Go to start	
INTERFACING SCHEM	1E	
Delay subroutine:		
Delay: LXI D, Count		
Back: DCX D		
MOV A, D		
ORA E		
JNZ Back RET		



CLASS: II MSc PhysicsCOURSE NAME: DIGITAL ELECTRONICS AND MICROPROCESSORCOURSE CODE: 17PHP304UNIT: V (Interfacing Peripherals and Applications)BATCH-2017-2019Possible QuestionsPossible QuestionsBATCH-2017-2019

2 Marks

- 1. What is called data converters?
- 2. What is called LED?
- 3. Construct a block diagram of 8255

8 Marks

- 1) Explain LED interfacing using ports.
- 2) Draw a flowchart and explain hex keyboard interfacing.
- 3) Explain any one conversion technique of analog to digital,
- 4) Write a program to interface stepper motor.
- 5) Explain the block diagram of 8255.
- 6) With a neat diagram explain R/2R ladder D/A converter.
- 7) Draw the circuit for keyboard and display interfacing using 8279.
- 8) Discuss about single slope ADC
- 9) Discuss about the features of ADC family.
- 10) Write a program to interface LED.
- 11) Explain the working of Stepper motor interface.
- 12) Explain LED interface.



Coimbatore-641021. (For the candidates admitted from 2017 onwards)

DEPARTMENT OF PHYSICS

UNIT V (Objective Type/Multiple choice Questions each Questions carry one Mark)

DIGITAL ELECTRONICS AND MICROPROCESSOR

PART –A(Online Examination)

S.No.	QUESTIONS	OPTION 1	OPTION 2	OPTION 3	OPTION 4	KEY
	Programmable peripheral input-output port is	serial input-	parallel input-		parallel output	parallel input-output
1	other name for	output port	output port	serial input port	port	port
				either input or	both input and	either input or output
2	Port C of 8255 can function independently as	input port	output port	output ports	output ports	ports
	All the functions of the ports of 8255 are					
	achieved by programming the bits of an internal		read logic	control word		
3	register called	data bus control	control	register	none	control word register
		control word	read/write			read/write control
4	The data bus buffer is controlled by	register	control logic	data bus	none	logic
				successive		successive
				approximation		approximation and
	The popular technique that is used in the	successive	dual slope	and dual slope		dual slope
5	integration of ADC chips is	approximation	integration	integration	none	integration
				reading digital		
				data output of		
		ensuring	issuing start	ADC as		
	The procedure of algorithm for interfacing	stability of	of conversion	equivalent digital		
6	ADC contain	analog input	pulse to ADC	output	All of the above	All of the above
7	Which is the ADC among the following?	AD 7523	74373	74245	ICL7109	ICL7109

	The conversion delay in successive	100	100			
8	approximation of an ADC 0808/0809 is	milliseconds	microseconds	50 milliseconds	50microseconds	100 microseconds
	The number of inputs that can be connected at a					
	time to an ADC that is integrated with					
9	successive approximation is	4	2	8	16	8
	ADC 7109 integrated by Dual slope integration		slow practical		all of the	
10	technique is used for	low cost option	applications	low complexity	mentioned	all of the mentioned
	In the signal integrate phase, the differential					
	input voltage between IN LO(input low) and IN					
	HI(input high) pins is integrated by the internal	256 clock	1024 clock		4096 clock	
11	integrator for a fixed period of	cycles	cycles	2048 clock cycles	cycles	2048 clock cycles
	DAC (Digital to Analog Converter) finds	digitally	motor speed	programmable	all of the	
12	application in	controlled gains	controls	gain amplifiers	mentioned	all of the mentioned
	To save the DAC from negative transients the					
	device connected between OUT1 and OUT2 of	p-n junction				
13	AD 7523 is	diode	zener	FET	BJT	zener
		to convert	to provide			
		current output	additional			
	An operational amplifier connected to the	to output	driving	as current-to-	all of the	
14	output of AD 7523 is used	voltage	capability	voltage converter	mentioned	all of the mentioned
		100	100			
15	The DAC 0800 has a settling time of	milliseconds	microseconds	50 milliseconds	50microseconds	100 milliseconds
	The device that is used to obtain an accurate					
	position control of rotating shafts in terms of					
16	steps is	DC motor	AC motor	stepper motor	servo motor	stepper motor
	The internal schematic of a typical stepper					
17	motor has	1 windings	2 windings	3 windings	4 windings	4 windings
	The number of pulses required for one	number of	number of	number of	number of	
	complete rotation of the shaft of the stepper	internal teeth on	internal teeth	internal teeth on a	external teeth	number of internal
18	motor is equal to the	a rotor	on a stator	rotor and stator	on a stator	teeth on a rotor
	A simple scheme for rotating the shaft of a					
19	stepper motor is called	rotating scheme	shaft scheme	wave scheme	none	wave scheme
20	The firing angles of thyristors are controlled by	pulse generating	relaxation	microprocessor	all of the	all of the mentioned

		circuits	oscillators		mentioned	
			protecting low		protecting high	
	The Isolation transformers are generally used	protecting low	power circuit		power circuit	protecting low power
21	for	power circuit	and isolation	isolation	and isolation	circuit and isolation
					direct memory	
		parallel data	serial data		access data	
22	ADC, DAC, Hex-keyboard are using	transfer	transfer	any data transfer	transfer	parallel data transfer
		synchronous	asynchronous	interrupt driven	direct memory	
	Which of the following is not the clasification	data transfer	data transfer	data transfer	access data	direct memory
23	of programmed data transfer?	scheme	scheme	scheme	transfer	access data transfer
	Which of the following is not the clasification			block or burst	demand transfer	
24	of DMA?	cycle stealing	synchronous	mode	mode	synchronous
25	Example of DMA are	ADC	DAC	CRT controller	7 segment LED	CRT controller
26	Example of parallel data transfer is	CRT controller	hard disk	floppy disk	ADC	ADC
	The handshake data transfer without interrupt					
	is an example of synchronous data					
27	transfer	8085	8125	8215	8155	8155
	The timer section of 8155 has two					
28	registers	2-bit	4-bit	8-bit	16-bit	8-bit
					continuous	
29	The timer output of 8155 at mode-0 is	square wave	high	low	wave	high
30	In 8155, Mode-3 is similar to	Mode-0	Mode-1	Mode-2	Mode-4	Mode-2
	In simple I/O ports no handshake signals are				I/O ports and	I/O ports and I/O
31	exchanged between	input port	output port	I/O ports	I/O devices	devices
	The peripheral devices not interfaced to 8085					
32	system are	INTEL 8254	INTEL 8251	INTEL 8086	INTEL 8237	INTEL 8086
33	How many 7447 is needed for 7-segment LED?	1	2	3	4	1
	If the full scale output voltage is 10.2 V then by					
	second definition the resolution for an 8-bit					
34	DAC is	40 mV/LSB	0.4 mV/LSB	40 V/LSB	4 mV/LSB	40 mV/LSB
35	For a 8-bit DAC resolution is	216	256	236	266	256
36	Calculate the change in the output voltage if	0.5 V	5 V	0.5mV	5 mV	0.5 mV

	input changes by 5 V with FRR for S/H circuit is 80 dB					
	The leakage current causes voltage of the					
37	to drop down	capacitor	resistor	diode	thyristor	capacitor
38	IC is 3 to 8 decoder	74LS180	74LS148	74LS128	74LS138	74LS138
39	IC is a 1 to 16 demultiplexer	74154	74144	74124	74134	74154
40	IC is a 16 input multiplexer	74144	74150	74124	74134	74150
41	IC ia 8 input multiplexer	74150	74124	74134	74151	74151
	Which of the following has 2 ⁿ input and one					
42	output?	demultiplexer	decoder	encoder	multiplexer	multiplexer
43	IC is quad 2 line to 1 line multiplexers	74157	74124	74134	74151	74157
44	INTEL 8212 is apin I/O device	10	8	20	24	24
	Which among the following can be used as a					
45	latch or a tri-state buffer?	8285	8212	8280	8279	8212
	When strobe of 8155 ia LOW, BF is reset to					
46		LOW	HIGH	ZERO	toggle	LOW
47	Intel 8255 has ports	2	3	4	5	3
	INTEL 8355 is a ROM and I/O port chip that		8085 and		8085A and	
48	can be used in microprocessor	8085	8086	8086 and 8088	8088	8085A and 8088
	In INTEL 8755, EPROM portion is organized					
49	as words by 8 bits.	256	2560	2048	248	2048
50	The keyboard section has FIFO RAM	8 x 8	4 x 4	2 x 2	16 x 16	8 x 8
	The time taken by the ADC from the active					
	edge of SOC(start of conversion) pulse till the					
5 1	active edge of EOC(end of conversion) signal is	1 .	conversion			
51		edge time	time	conversion delay	time delay	conversion delay
50	Which of the following is not one of the phase	autorona rhaa-	conversion	signal integrate	deintegrate	aconvicio a abora-
52	of total conversion cycle?	autozero phase	phase	phase	phase	conversion phase
	Which of the following phase contain feedback		signal			
53	loop in it?	autozero phase	integrate phase	deintegrate phase	none	autozero phase
55		autozero priase	phase	definegrate phase	none	autozero priase

	The port that is used for the generation of					
54	handshake lines in mode 1 or mode 2 is	port A	port B	port C LOWER	port C UPPER	port C UPPER
	If A1=0, A0=1 then the input read cycle is	port A to data	port B to data		CWR to data	
55	performed from	bus	bus	port C to data bus	bus	port B to data bus
				keyboard and		
	The sensor RAM acts as 8-byte first-in-first-out		strobed input	strobed input	scanned sensor	keyboard and
56	RAM in	keyboard mode	mode	mode	matrix mode	strobed input mode
			control and			
	The registers that holds the address of the word		timing			
	currently being written by the CPU from the	control and	register and		display address	display address
57	display RAM are	timing register	timing control	display RAM	registers	registers
				keyboard and		
	The FIFO status word is used to indicate the		strobed input	strobed input	scanned sensor	keyboard and
58	error in	keyboard mode	mode	mode	matrix mode	strobed input mode