

KARPAGAM ACADEMY OF HIGHER EDUCATION

(Deemed to be University Under Section 3 of UGC Act, 1956)

Eachanari Post, COIMBATORE - 641 021, INDIA

- 1. Realization of logic gates using diodes and transistors.
- 2. Verification of Logic Gates
- 3. Realization of Multiplexer using basic Gates
- 4. Encoder and Decoder
- 5. Realization of Half and Full Adders
- 6. Realization of Subtractor
- 7. Realization of Parity Generator
- 8. Flip Flop Circuits
- 9. Digital to Analog Converters
- 10. Universal logic gates

EXPT NO. :STUDY OF LOGIC GATESDATE :

AIM:

To study about logic gates and verify their truth tables.

APPARATUS REQUIRED:

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
8.	IC TRAINER KIT	-	1
			AS
9.	WIRES	-	REQUIRED

THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

NOT GATE:

1/63

Prepared by Mr.S.Muthukrishnan / Dept of ECS / KAHE, Coimbatore-641021.

Computer System Architecture Lab / 2017

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low .The output is low level when both inputs are high.

NOR GATE:


The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

X-OR GATE:

The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.


AND GATE:

SYMBOL:




TRUTH TABLE

А	В	A.B
0	0	0
O	1	Ο
1	0	0
1	1	1



OR GATE:

SYMBOL :




TRUTH TABLE

А	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

ISSUE: 01 REVISION: 00

PIN DIAGRAM :





PIN DIAGRAM:

NOT GATE:

SYMBOL:




TRUTH TABLE :

А	Ā
0	1
1	0

X-OR GATE :


SYMBOL:




TRUTH TABLE :

А	в	ĀB + AB
0	0	0
0	1	1
1	0	1
1	1	0

PIN DIAGRAM:



PIN DIAGRAM :



ISSUE: 01 REVISION: 00


2- INPUT NAND GATE:

SYMBOL:

$\begin{array}{c} A \\ B \\ \hline 7400 \end{array} Y = \overline{A \cdot B}$


TRUTH TABLE

А	В	A.B
0	0	1
0	1	1
1	0	1
1	1	0




PIN DIAGRAM:

PIN DIAGRAM :



NOR GATE:

SYMBOL :



TRUTH TABLE

А	В	A+B
0	0	1
0	1	1
1	0	1
1	1	0

ISSUE: 01 REVISION: 00

11

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the logic gates are studied and their truth tables were verified.

EXPT NO.:DESIGN OF ADDER AND SUBTRACTORDATE:

AIM:

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
5.	IC TRAINER KIT	-	1
6.	WIRES	-	AS REQUIRED

THEORY:

HALF ADDER:

A half adder has two inputs for the two bits to be added and two outputs one from the sum 'S' and other from the carry 'c' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

HALF SUBTRACTOR:

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

FULL SUBTRACTOR:


The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor .The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

HALF ADDER TRUTH TABLE:


Α	B	CARRY	SUM
0	0	0	0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

K-Map for SUM:

K-Map for CARRY:



LOGIC DIAGRAM:



FULL ADDER TRUTH TABLE:


Α	В	С	CARRY	SUM
_	_	_	_	
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-Map for SUM:

AB	C 00	01	11	10
0		1		1
1	1		1	


SUM = A'B'C + A'BC' + ABC' + ABC

K-Map for CARRY:



 $\mathbf{CARRY} = \mathbf{AB} + \mathbf{BC} + \mathbf{AC}$

FULL ADDER USING TWO HALF ADDER




HALF SUBTRACTOR

TRUTH TABLE:


Α	В	BORROW	DIFFERENCE
0 0 1 1	0 1 0 1	0 1 0 0	0 1 1 0

K-Map for DIFFERENCE:




DIFFERENCE = A'B + AB'

K-Map for BORROW:







FULL SUBTRACTOR

TRUTH TABLE:


Α	B	С	BORROW	DIFFERENCE
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Map for Difference:


AB	C 00	01	11	10
νO		1		1
1	1		1	

Difference = A'B'C + A'BC' + AB'C' + ABC


K-Map for Borrow:



Borrow = A'B + BC + A'C



FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:



PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the half adder, full adder, half subtractor and full subtractor was designed and their truth table is verified.

EXPT NO.:DESIGN AND IMPLEMENTATION OF CODE CONVERTERDATE:

AIM:

To design and implement 4-bit

- (i) Binary to gray code converter
- (ii) Gray to binary code converter
- (iii) BCD to excess-3 code converter
- (iv) Excess-3 to BCD code converter

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	X-OR GATE	IC 7486	1
2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT	-	1
6.	WIRES	-	AS REQUIRED

APPARATUS REQUIRED:

THEORY:

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.

The input variable are designated as B3, B2, B1, B0 and the output variables are designated as C3, C2, C1, Co. from the truth table, combinational circuit is designed. The Boolean functions are obtained from K-Map for each output variable.

A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is C+D has been used to implement partially each of three outputs.

BINARY TO GRAY CODE CONVERTOR


TRUTH TABLE:

| Binary input


Gray code output


B3	B2	B 1	B0	G3	G2	G1	GO
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	Ō	1	0	0	1
1	1	1	1	1	ů ů	Ô	0
	_	-	-	_	5	5	Ū

K-Map for G₃:











G2 = B3⊕B2




K-Map for G₀:



G0 = B1⊕B0






GRAY CODE TO BINARY CONVERTER


TRUTH TABLE:

Gra	y Code	Code			Binary Code					
G3	G2	G1	G0	B3	B2	B1	BO			
0	0	0	•	0	0	•	•			
0	0	0	0	0	0	0	0			
0	0	0	1	0	0	0	1			
0	0	1	1	0	0	1	0			
0	0	1	0	0	0	1	1			
0	1	1	0	0	1	0	0			
0	1	1	1	0	1	0	1			
0	1	0	1	0	1	1	0			
0	1	0	0	0	1	1	1			
1	1	0	0	1	0	0	0			
1	1	0	1	1	0	0	1			
1	1	1	1	1	0	1	0			
1	1	1	0	1	0	1	1			
1	0	1	0	1	1	0	0			
1	0	1	1	1	1	0	1			
1	0	0	1	1	1	1	0			
1	0	0	0	1	1	1	1			


K-Map for B₃:




B3 = G3




K-Map for B₁:



B1 = G3⊕G2⊕G1




G10	GO						
G3G2	00	01	11	10			
00	0	1	0	1			
01	1	0	1	0			
11	0	1	1				
10	1	0	1	o			
B0 = G3⊕G2⊕G1⊕G0							



BCD TO EXCESS-3 CONVERTOR


TRUTH 7							
BCI	D input				Excess	s – 3 output	t
B3	B2	B1	BO	G3	G2	G1	G0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	х	х	X
1	0	1	1	X	X	X	x
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	x
1	1	1	0	X	X	X	X
1	1	1	1	Х	Х	X	X
1	1	1	1				

K-Map for E₃:





E3 = B3 + B2 (B0 + B1)


K-Map for E₂:



K-Map for E₁:








 $E0 = \overline{B0}$

ISSUE: 01 REVISION: 00



EXCESS-3 TO BCD CONVERTOR


TRUTH TABLE:

Excess – 3	Input
------------	-------

BCD Output


B3	B2	B1	B0	G3	G2	G1	GO
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

K-Map for A:



$\mathbf{A} = \mathbf{X1} \ \mathbf{X2} + \mathbf{X3} \ \mathbf{X4} \ \mathbf{X1}$


K-Map for B:



 $\mathsf{B} = \mathsf{X2} \oplus (\,\overline{\mathsf{X3}} + \overline{\mathsf{X4}}\,)$


ISSUE: 01 REVISION: 00

K-Map for C:






K-Map for D:



 $D = \overline{X4}$



PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

RESULT:

Thus the Binary to gray code converter, Gray to binary code converter, BCD to excess-3 code converter and Excess-3 to BCD code converter was designed and implemented.

EXPT NO. : <u>DESIGN OF 4-BIT ADDER AND SUBTRACTOR</u> DATE:

AIM:

To design and implement 4-bit adder, subtractor and BCD adder using IC 7483.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
3.	IC TRAINER KIT	-	1
4.	WIRES	-	AS
			REQUIRED

THEORY:

4 BIT BINAR Y ADDER:

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is C_0 and it ripples through the full adder to the output carry C_4 .

4 BIT BINARY SUB TRACTOR:

The circuit for subtracting A-B consists of an adder with inverters, placed between each data input 'B' and the corresponding input of full adder. The input carry C_0 must be equal to 1 when performing subtraction.

4 BIT BINARY ADDER/SUBTRACTOR:

The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input M controls the operation. When M=0, the circuit is adder circuit. When M=1, it becomes subtractor.

4 BIT BCD ADDER:


Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.

ABCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4-bit adder to produce the binary sum.

PIN DIAGRAM FOR IC 7483:


1	_ A4		B4 — 16
2	– s3	I	S4 — 15
3	_ A3	С	C4 — 14
4	_ вз	7	C1 — 13
5	_ vcc	4	GND - 12
6	_ S2	8	B1 — 11
7	— В2	3	A1 — 10
8	- A2		S1 9

LOGIC DIAGRAM: 4-BIT BINARY ADDER




ISSUE: 01 REVISION: 00

4- BIT BINARY SUBTRACTOR



LOGIC DIAGRAM: 4-BIT BINARY ADDER/SUBTRACTOR




TRUTH TABLE:


Ir	nput l	Data	A	Ir	nput l	Data	B		A	dditi	on			Su	btrac	tion	
A4	A3	A2	A1	B 4	B3	B2	B 1	С	S4	S 3	S2	S1	B	D4	D3	D2	D1
1	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0
1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0	0	1	0	1	0
0	0	0	1	0	1	1	1	0	1	0	0	0	0	1	0	1	0
1	0	1	0	1	0	1	1	1	0	0	1	0	0	1	1	1	1
1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1

LOGIC DIAGRAM:

BCD ADDER



K MAP



Y = S4 (S3 + S2)

TRUTH TABLE:

BCD SUM				CARRY
S4	S3	S2	S1	С
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

RESULT:

Thus the 4-bit adder, subtractor and BCD adder using IC 7483 was designed and implemented.

EXPT NO. :

DATE:

16 BIT ODD/EVEN PARITY CHECKER /GENERATOR

AIM:

To design and implement 16 bit odd/even parity checker generator using IC 74180.


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	NOT GATE	IC 7404	1
2		IC 74180	2
3.	IC TRAINER KIT	-	1
4.	WIRES	-	AS REQUIRED

THEORY:

A parity bit is used for detecting errors during transmission of binary information. A parity bit is an extra bit included with a binary message to make the number is either even or odd. The message including the parity bit is transmitted and then checked at the receiver ends for errors. An error is detected if the checked parity bit doesn't correspond to the one transmitted. The circuit that generates the parity bit in the transmitter is called a 'parity generator' and the circuit that checks the parity in the receiver is called a 'parity checker'.


In even parity, the added parity bit will make the total number is even amount. In odd parity, the added parity bit will make the total number is odd amount. The parity checker circuit checks for possible errors in the transmission. If the information is passed in even parity, then the bits required must have an even number of 1's. An error occur during transmission, if the received bits have an odd number of 1's indicating that one bit has changed in value during transmission. PIN DIAGRAM FOR IC 74180:



FUNCTION TABLE:

INPUTS			OUT	PUTS
Number of High Data Inputs (I0 – I7)	PE	PO	ΣE	∑O
EVEN	1	0	1	0
ODD	1	0	0	1
EVEN	0	1	0	1
ODD	0	1	1	0
X	1	1	0	0
X	0	0	1	1

LOGIC DIAGRAM: 16 BIT ODD/EVEN PARITY CHECKER




TRUTH TABLE:

I7 I6 I5 I4 I3 I2 I1 I0	I7'I6'I5'I4'I3'I2'11' I0'	Active	$\sum \mathbf{E}$	ΣO
00000001	000000000	1	1	0
0 0 0 0 0 1 1 0	00000110	0	1	0
0 0 0 0 0 1 1 0	00000110	1	0	1

LOGIC DIAGRAM:

16 BIT ODD/EVEN PARITY GENERATOR



TRUTH TABLE:

I7 I6 I5 I4 I3 I2 I1 I0	I7 I6 I5 I4 I3 I2 I1 I0	Active	$\sum \mathbf{E}$	ΣΟ
1 1 0 0 0 0 0 0	$1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	1	1	0
1 1 0 0 0 0 0 0	$1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	0	0	1
1 1 0 0 0 0 0 0	01000000	0	1	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the 16 bit odd/even parity checker generator using IC 74180 was designed and implemented.

EXPT NO. :

DATE:

DESIGN AND IMPLEMENTATION OF MULTIPLEXER AND DEMULTIPLEXER

AIM:

To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	IC TRAINER KIT	-	1
5.	WIRES	-	AS REQUIRED

THEORY:

MULTIPLEXER:


Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are 2^n input line and n selection lines whose bit combination determine which input is selected.

DEMULTIPLEXER:

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:




FUNCTION TABLE:

S1	S0	INPUTS Y
0	0	$D0 \rightarrow D0 S1'S0'$
0	1	$D1 \rightarrow D1 S1' S0$
1	0	$D2 \rightarrow D2 S1 S0'$
1	1	$D3 \rightarrow D3 \ S1 \ S0$


Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0

CIRCUIT DIAGRAM FOR MULTIPLEXER:




TRUTH TABLE:

S1	SO	$\mathbf{Y} = \mathbf{OUTPUT}$
0	0	D0
0	1	D1
1	0	D2
1	1	D3




LOGIC DIAGRAM FOR DEMULTIPLEXER:



TRUTH TABLE:

	INPUT		OUTPUT					
S1	S0	I/P	D0	D1	D2	D3		
0	0	0	0	0	0	0		
0	0	1	1	0	0	0		
0	1	0	0	0	0	0		
0	1	1	0	1	0	0		
1	0	0	0	0	0	0		
1	0	1	0	0	1	0		
1	1	0	0	0	0	0		
1	1	1	0	0	0	1		

PIN DIAGRAM FOR IC 74150:



PIN DIAGRAM FOR IC 74154:

		<u></u>		
QO	_ 1	<u> </u>	24 —	vcc
Q1	- 2	I	23 —	А
Q2	_ 3	с	22 —	в
Q3	_ 4	-	21 _	с
Q4	_ 5	7	20 _	D
Q5	— 6		19 —	FE2
Q6	- 7	4	18 —	FE1
Q7	- 8	1	17 —	Q15
Q8	_ 9		16 —	Q14
Q9	- 10	5	15 _	Q13
Q10	-11	4	14 —	Q12
GND	- 12		13-	Q11

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the multiplexer and demultiplexer using logic gates was designed IC 74150 and IC 74154 also studied.

EXPT NO. :

DATE:

DESIGN AND IMPLEMENTATION OF ENCODER AND DECODER

AIM:

To design and implement encoder and decoder using logic gates and study of IC 7445 and IC 74147.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P NAND GATE	IC 7410	2
2.	OR GATE	IC 7432	3
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	27

THEORY:

ENCODER:

An encoder is a digital circuit that perform inverse operation of a decoder. An encoder has 2^n input lines and n output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all inputs are zero the outputs are zero. The zero outputs can also be generated when D0 = 1.


DECODER:

A decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e. there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit, the encoded information is present as n input producing


 2^n possible outputs. 2^n output values are from 0 through out $2^n - 1$.

PIN DIAGRAM FOR IC 7445:

BCD TO DECIMAL DECODER:




PIN DIAGRAM FOR IC 74147:



TRUTH TABLE FOR ENCODER:

	INPUT						OUTPU'	Г	
Y1	Y2	Y3	Y4	Y5	Y6	Y7	Α	B	C
1	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	1	1
0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	1	1	1


LOGIC DIAGRAM FOR ENCODER:



TRUTH TABLE FOR DECODER:

INPUT			OUTPUT				
E	A	В	D0	D1	D2	D3	
1	0	0	1	1	1	1	
0	0	0	0	1	1	1	
0	0	1	1	0	1	1	
0	1	0	1	1	0	1	
0	1	1	1	1	1	0	

LOGIC DIAGRAM FOR DECODER:



PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the encoder and decoder using logic gates were designed and IC 7445, IC 74147 was studied.

EXPT NO. :

DATE : <u>DESIGN AND IMPLEMENTATION OF 3 BIT SYNCHRONOUS UP/DOWN</u> <u>COUNTER</u>

AIM:

To design and implement 3 bit synchronous up/down counter.


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	3 I/P AND GATE	IC 7411	1
3.	OR GATE	IC 7432	1
4.	XOR GATE	IC 7486	1
5.	NOT GATE	IC 7404	1
6.	IC TRAINER KIT	-	1
7.	WIRES	-	AS
			REQUIRED


THEORY:

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation of the counter is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence.

K MAP




STATE DIAGRAM:



CHARACTERISTICS TABLE:

Q	Q _{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

LOGIC DIAGRAM:



TRUTH TABLE:

Input	Pres	sent S	State	Ν	ext Sta	nte	I	4]	B	(C
Up/Down	QA	QB	Qc	Q _{A+1}	Q _{B+1}	Q _{C+1}	JA	KA	J _B	K _B	J _C	K _C
0	0	0	0	1	1	1	1	X	1	Х	1	Χ
0	1	1	1	1	1	0	X	0	Χ	0	Χ	1
0	1	1	0	1	0	1	X	0	Χ	1	1	Χ
0	1	0	1	1	0	0	X	0	0	Х	Χ	1
0	1	0	0	0	1	1	X	1	1	Х	1	X
0	0	1	1	0	1	0	0	X	X	0	X	1
0	0	1	0	0	0	1	0	Х	X	1	1	X
0	0	0	1	0	0	0	0	X	0	Х	X	1
1	0	0	0	0	0	1	0	Х	0	Х	1	X
1	0	0	1	0	1	0	0	X	1	X	X	1
1	0	1	0	0	1	1	0	Х	X	0	1	X
1	0	1	1	1	0	0	1	X	Χ	1	Χ	1
1	1	0	0	1	0	1	X	0	0	X	1	X
1	1	0	1	1	1	0	X	0	1	X	X	1
1	1	1	0	1	1	1	X	0	X	0	1	Χ
1	1	1	1	0	0	0	X	1	X	1	X	1

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the 3 bit synchronous up/down counter was designed implemented.

EXPT NO. :

DATE :

DESIGN AND IMPLEMENTATION OF SHIFT REGISTER

AIM:

To design and implement

- (i) Serial in serial out shift register
- (ii) Serial in parallel out shift register
- (iii) Parallel in serial out shift register
- (iv) Parallel in parallel out shift register


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	WIRES	-	AS REQUIRED

THEORY:


A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one-bit position to right.

PIN DIAGRAM:



LOGIC DIAGRAM:

SERIAL IN SERIAL OUT:




TRUTH TABLE:

	Serial in	Serial out
CLK		
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

LOGIC DIAGRAM:

SERIAL IN PARALLEL OUT:




TRUTH TABLE:

		OUTPUT					
CLK	DATA	QA	QB	Qc	QD		
1	1	1	0	0	0		
2	0	0	1	0	0		
3	0	0	0	1	1		
4	1	1	0	0	1		

LOGIC DIAGRAM:


PARALLEL IN SERIAL OUT:



TRUTH TABLE:

CLK	Q3	Q2	Q1	Q0	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

LOGIC DIAGRAM: PARALLEL IN PARALLEL OUT:



TRUTH TABLE:

	DATA INPUT				OUTPUT			
CLK	D _A	D _B	D _C	DD	QA	Q _B	Qc	QD
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the Serial in serial out, Serial in parallel out, Parallel in serial out and Parallel in parallel out shift registers were implemented using IC 7474.